imx27-phytec-phycard-s-rdk.dts

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 // SPDX-License-Identifier: GPL-2.0-or-later
    2 /*
    3  * Copyright 2012 Markus Pargmann, Pengutronix
    4  */
    5 
    6 #include "imx27-phytec-phycard-s-som.dtsi"
    7 
    8 / {
    9         model = "Phytec pca100 rapid development kit";
   10         compatible = "phytec,imx27-pca100-rdk", "phytec,imx27-pca100", "fsl,imx27";
   11 
   12         chosen {
   13                 stdout-path = &uart1;
   14         };
   15 
   16         display: display {
   17                 model = "Primeview-PD050VL1";
   18                 bits-per-pixel = <16>;  /* non-standard but required */
   19                 fsl,pcr = <0xf0c88080>; /* non-standard but required */
   20                 display-timings {
   21                         native-mode = <&timing0>;
   22                         timing0: 640x480 {
   23                                 hactive = <640>;
   24                                 vactive = <480>;
   25                                 hback-porch = <112>;
   26                                 hfront-porch = <36>;
   27                                 hsync-len = <32>;
   28                                 vback-porch = <33>;
   29                                 vfront-porch = <33>;
   30                                 vsync-len = <2>;
   31                                 clock-frequency = <25000000>;
   32                         };
   33                 };
   34         };
   35 
   36         regulators {
   37                 compatible = "simple-bus";
   38                 #address-cells = <1>;
   39                 #size-cells = <0>;
   40 
   41                 reg_3v3: regulator@0 {
   42                         compatible = "regulator-fixed";
   43                         reg = <0>;
   44                         regulator-name = "3V3";
   45                         regulator-min-microvolt = <3300000>;
   46                         regulator-max-microvolt = <3300000>;
   47                         regulator-always-on;
   48                 };
   49         };
   50 };
   51 
   52 &fb {
   53         display = <&display>;
   54         status = "okay";
   55 };
   56 
   57 &i2c1 {
   58         pinctrl-names = "default";
   59         pinctrl-0 = <&pinctrl_i2c1>;
   60         status = "okay";
   61 
   62         rtc@51 {
   63                 compatible = "nxp,pcf8563";
   64                 reg = <0x51>;
   65         };
   66 
   67         adc@64 {
   68                 compatible = "maxim,max1037";
   69                 vcc-supply = <&reg_3v3>;
   70                 reg = <0x64>;
   71         };
   72 };
   73 
   74 &iomuxc {
   75         imx27-phycard-s-rdk {
   76                 pinctrl_i2c1: i2c1grp {
   77                         fsl,pins = <
   78                                 MX27_PAD_I2C_DATA__I2C_DATA 0x0
   79                                 MX27_PAD_I2C_CLK__I2C_CLK 0x0
   80                         >;
   81                 };
   82 
   83                 pinctrl_owire1: owire1grp {
   84                         fsl,pins = <
   85                                 MX27_PAD_RTCK__OWIRE 0x0
   86                         >;
   87                 };
   88 
   89                 pinctrl_sdhc2: sdhc2grp {
   90                         fsl,pins = <
   91                                 MX27_PAD_SD2_CLK__SD2_CLK 0x0
   92                                 MX27_PAD_SD2_CMD__SD2_CMD 0x0
   93                                 MX27_PAD_SD2_D0__SD2_D0 0x0
   94                                 MX27_PAD_SD2_D1__SD2_D1 0x0
   95                                 MX27_PAD_SD2_D2__SD2_D2 0x0
   96                                 MX27_PAD_SD2_D3__SD2_D3 0x0
   97                                 MX27_PAD_SSI3_RXDAT__GPIO3_29 0x0 /* CD */
   98                         >;
   99                 };
  100 
  101                 pinctrl_uart1: uart1grp {
  102                         fsl,pins = <
  103                                 MX27_PAD_UART1_TXD__UART1_TXD 0x0
  104                                 MX27_PAD_UART1_RXD__UART1_RXD 0x0
  105                                 MX27_PAD_UART1_CTS__UART1_CTS 0x0
  106                                 MX27_PAD_UART1_RTS__UART1_RTS 0x0
  107                         >;
  108                 };
  109 
  110                 pinctrl_uart2: uart2grp {
  111                         fsl,pins = <
  112                                 MX27_PAD_UART2_TXD__UART2_TXD 0x0
  113                                 MX27_PAD_UART2_RXD__UART2_RXD 0x0
  114                                 MX27_PAD_UART2_CTS__UART2_CTS 0x0
  115                                 MX27_PAD_UART2_RTS__UART2_RTS 0x0
  116                         >;
  117                 };
  118 
  119                 pinctrl_uart3: uart3grp {
  120                         fsl,pins = <
  121                                 MX27_PAD_UART3_TXD__UART3_TXD 0x0
  122                                 MX27_PAD_UART3_RXD__UART3_RXD 0x0
  123                                 MX27_PAD_UART3_CTS__UART3_CTS 0x0
  124                                 MX27_PAD_UART3_RTS__UART3_RTS 0x0
  125                         >;
  126                 };
  127         };
  128 };
  129 
  130 &owire {
  131         pinctrl-names = "default";
  132         pinctrl-0 = <&pinctrl_owire1>;
  133         status = "okay";
  134 };
  135 
  136 &sdhci2 {
  137         pinctrl-names = "default";
  138         pinctrl-0 = <&pinctrl_sdhc2>;
  139         cd-gpios = <&gpio3 29 GPIO_ACTIVE_HIGH>;
  140         status = "okay";
  141 };
  142 
  143 &uart1 {
  144         uart-has-rtscts;
  145         pinctrl-names = "default";
  146         pinctrl-0 = <&pinctrl_uart1>;
  147         status = "okay";
  148 };
  149 
  150 &uart2 {
  151         uart-has-rtscts;
  152         pinctrl-names = "default";
  153         pinctrl-0 = <&pinctrl_uart2>;
  154         status = "okay";
  155 };
  156 
  157 &uart3 {
  158         uart-has-rtscts;
  159         pinctrl-names = "default";
  160         pinctrl-0 = <&pinctrl_uart3>;
  161         status = "okay";
  162 };

Cache object: 8f85bed592f2ec939f03e823eb4d9420

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/src/arm/imx27-phytec-phycard-s-rdk.dts

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/imx27-phytec-phycard-s-rdk.dts