The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/imx51-apf51dev.dts

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: GPL-2.0-or-later
    2 /*
    3  * Copyright 2013 Armadeus Systems - <support@armadeus.com>
    4  */
    5 
    6 /* APF51Dev is a docking board for the APF51 SOM */
    7 #include "imx51-apf51.dts"
    8 
    9 / {
   10         model = "Armadeus Systems APF51Dev docking/development board";
   11         compatible = "armadeus,imx51-apf51dev", "armadeus,imx51-apf51", "fsl,imx51";
   12 
   13         backlight {
   14                 pinctrl-names = "default";
   15                 pinctrl-0 = <&pinctrl_backlight>;
   16                 compatible = "gpio-backlight";
   17                 gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
   18                 default-on;
   19         };
   20 
   21         disp1 {
   22                 compatible = "fsl,imx-parallel-display";
   23                 interface-pix-fmt = "bgr666";
   24                 pinctrl-names = "default";
   25                 pinctrl-0 = <&pinctrl_ipu_disp1>;
   26 
   27                 display-timings {
   28                         lw700 {
   29                                 native-mode;
   30                                 clock-frequency = <33000033>;
   31                                 hactive = <800>;
   32                                 vactive = <480>;
   33                                 hback-porch = <96>;
   34                                 hfront-porch = <96>;
   35                                 vback-porch = <20>;
   36                                 vfront-porch = <21>;
   37                                 hsync-len = <64>;
   38                                 vsync-len = <4>;
   39                                 hsync-active = <1>;
   40                                 vsync-active = <1>;
   41                                 de-active = <1>;
   42                                 pixelclk-active = <0>;
   43                         };
   44                 };
   45 
   46                 port {
   47                         display_in: endpoint {
   48                                 remote-endpoint = <&ipu_di0_disp1>;
   49                         };
   50                 };
   51         };
   52 
   53         gpio-keys {
   54                 compatible = "gpio-keys";
   55 
   56                 user-key {
   57                         label = "user";
   58                         gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
   59                         linux,code = <256>; /* BTN_0 */
   60                 };
   61         };
   62 
   63         leds {
   64                 compatible = "gpio-leds";
   65 
   66                 user {
   67                         label = "Heartbeat";
   68                         gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
   69                         linux,default-trigger = "heartbeat";
   70                 };
   71         };
   72 };
   73 
   74 &ecspi1 {
   75         pinctrl-names = "default";
   76         pinctrl-0 = <&pinctrl_ecspi1>;
   77         cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>,
   78                    <&gpio4 25 GPIO_ACTIVE_LOW>;
   79         status = "okay";
   80 };
   81 
   82 &ecspi2 {
   83         pinctrl-names = "default";
   84         pinctrl-0 = <&pinctrl_ecspi2>;
   85         cs-gpios = <&gpio3 28 GPIO_ACTIVE_LOW>,
   86                    <&gpio3 27 GPIO_ACTIVE_LOW>;
   87         status = "okay";
   88 };
   89 
   90 &esdhc1 {
   91         pinctrl-names = "default";
   92         pinctrl-0 = <&pinctrl_esdhc1>;
   93         cd-gpios = <&gpio2 29 GPIO_ACTIVE_LOW>;
   94         bus-width = <4>;
   95         status = "okay";
   96 };
   97 
   98 &esdhc2 {
   99         pinctrl-names = "default";
  100         pinctrl-0 = <&pinctrl_esdhc2>;
  101         bus-width = <4>;
  102         non-removable;
  103         status = "okay";
  104 };
  105 
  106 &i2c2 {
  107         pinctrl-names = "default";
  108         pinctrl-0 = <&pinctrl_i2c2>;
  109         status = "okay";
  110 };
  111 
  112 &iomuxc {
  113         pinctrl-names = "default";
  114         pinctrl-0 = <&pinctrl_hog>;
  115 
  116         imx51-apf51dev {
  117                 pinctrl_backlight: backlightgrp {
  118                         fsl,pins = <
  119                                 MX51_PAD_DI1_D1_CS__GPIO3_4 0x1F5
  120                         >;
  121                 };
  122 
  123                 pinctrl_hog: hoggrp {
  124                         fsl,pins = <
  125                                 MX51_PAD_EIM_EB2__GPIO2_22   0x0C5
  126                                 MX51_PAD_EIM_EB3__GPIO2_23   0x0C5
  127                                 MX51_PAD_EIM_CS4__GPIO2_29   0x100
  128                                 MX51_PAD_NANDF_D13__GPIO3_27 0x0C5
  129                                 MX51_PAD_NANDF_D12__GPIO3_28 0x0C5
  130                                 MX51_PAD_CSPI1_SS0__GPIO4_24 0x0C5
  131                                 MX51_PAD_CSPI1_SS1__GPIO4_25 0x0C5
  132                                 MX51_PAD_GPIO1_2__GPIO1_2    0x0C5
  133                                 MX51_PAD_GPIO1_3__GPIO1_3    0x0C5
  134                         >;
  135                 };
  136 
  137                 pinctrl_ecspi1: ecspi1grp {
  138                         fsl,pins = <
  139                                 MX51_PAD_CSPI1_MISO__ECSPI1_MISO        0x185
  140                                 MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI        0x185
  141                                 MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK        0x185
  142                         >;
  143                 };
  144 
  145                 pinctrl_ecspi2: ecspi2grp {
  146                         fsl,pins = <
  147                                 MX51_PAD_NANDF_RB3__ECSPI2_MISO         0x185
  148                                 MX51_PAD_NANDF_D15__ECSPI2_MOSI         0x185
  149                                 MX51_PAD_NANDF_RB2__ECSPI2_SCLK         0x185
  150                         >;
  151                 };
  152 
  153                 pinctrl_esdhc1: esdhc1grp {
  154                         fsl,pins = <
  155                                 MX51_PAD_SD1_CMD__SD1_CMD               0x400020d5
  156                                 MX51_PAD_SD1_CLK__SD1_CLK               0x20d5
  157                                 MX51_PAD_SD1_DATA0__SD1_DATA0           0x20d5
  158                                 MX51_PAD_SD1_DATA1__SD1_DATA1           0x20d5
  159                                 MX51_PAD_SD1_DATA2__SD1_DATA2           0x20d5
  160                                 MX51_PAD_SD1_DATA3__SD1_DATA3           0x20d5
  161                         >;
  162                 };
  163 
  164                 pinctrl_esdhc2: esdhc2grp {
  165                         fsl,pins = <
  166                                 MX51_PAD_SD2_CMD__SD2_CMD               0x400020d5
  167                                 MX51_PAD_SD2_CLK__SD2_CLK               0x20d5
  168                                 MX51_PAD_SD2_DATA0__SD2_DATA0           0x20d5
  169                                 MX51_PAD_SD2_DATA1__SD2_DATA1           0x20d5
  170                                 MX51_PAD_SD2_DATA2__SD2_DATA2           0x20d5
  171                                 MX51_PAD_SD2_DATA3__SD2_DATA3           0x20d5
  172                         >;
  173                 };
  174 
  175                 pinctrl_i2c2: i2c2grp {
  176                         fsl,pins = <
  177                                 MX51_PAD_EIM_D27__I2C2_SCL              0x400001ed
  178                                 MX51_PAD_EIM_D24__I2C2_SDA              0x400001ed
  179                         >;
  180                 };
  181 
  182                 pinctrl_ipu_disp1: ipudisp1grp {
  183                         fsl,pins = <
  184                                 MX51_PAD_DISP1_DAT0__DISP1_DAT0         0x5
  185                                 MX51_PAD_DISP1_DAT1__DISP1_DAT1         0x5
  186                                 MX51_PAD_DISP1_DAT2__DISP1_DAT2         0x5
  187                                 MX51_PAD_DISP1_DAT3__DISP1_DAT3         0x5
  188                                 MX51_PAD_DISP1_DAT4__DISP1_DAT4         0x5
  189                                 MX51_PAD_DISP1_DAT5__DISP1_DAT5         0x5
  190                                 MX51_PAD_DISP1_DAT6__DISP1_DAT6         0x5
  191                                 MX51_PAD_DISP1_DAT7__DISP1_DAT7         0x5
  192                                 MX51_PAD_DISP1_DAT8__DISP1_DAT8         0x5
  193                                 MX51_PAD_DISP1_DAT9__DISP1_DAT9         0x5
  194                                 MX51_PAD_DISP1_DAT10__DISP1_DAT10       0x5
  195                                 MX51_PAD_DISP1_DAT11__DISP1_DAT11       0x5
  196                                 MX51_PAD_DISP1_DAT12__DISP1_DAT12       0x5
  197                                 MX51_PAD_DISP1_DAT13__DISP1_DAT13       0x5
  198                                 MX51_PAD_DISP1_DAT14__DISP1_DAT14       0x5
  199                                 MX51_PAD_DISP1_DAT15__DISP1_DAT15       0x5
  200                                 MX51_PAD_DISP1_DAT16__DISP1_DAT16       0x5
  201                                 MX51_PAD_DISP1_DAT17__DISP1_DAT17       0x5
  202                                 MX51_PAD_DISP1_DAT18__DISP1_DAT18       0x5
  203                                 MX51_PAD_DISP1_DAT19__DISP1_DAT19       0x5
  204                                 MX51_PAD_DISP1_DAT20__DISP1_DAT20       0x5
  205                                 MX51_PAD_DISP1_DAT21__DISP1_DAT21       0x5
  206                                 MX51_PAD_DISP1_DAT22__DISP1_DAT22       0x5
  207                                 MX51_PAD_DISP1_DAT23__DISP1_DAT23       0x5
  208                                 MX51_PAD_DI1_PIN2__DI1_PIN2             0x5
  209                                 MX51_PAD_DI1_PIN3__DI1_PIN3             0x5
  210                         >;
  211                 };
  212         };
  213 };
  214 
  215 &ipu_di0_disp1 {
  216         remote-endpoint = <&display_in>;
  217 };

Cache object: 3dc0d1ccbecfee2dd71691fa506c8725


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.