Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]
FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/keystone-k2e.dtsi
Version:
- FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10
SearchContext: - none - 3 - 10
1 // SPDX-License-Identifier: GPL-2.0 2 /* 3 * Keystone 2 Edison soc device tree 4 * 5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/ 6 */ 7 8 #include <dt-bindings/reset/ti-syscon.h> 9 10 / { 11 compatible = "ti,k2e", "ti,keystone"; 12 model = "Texas Instruments Keystone 2 Edison SoC"; 13 14 cpus { 15 #address-cells = <1>; 16 #size-cells = <0>; 17 18 interrupt-parent = <&gic>; 19 20 cpu@0 { 21 compatible = "arm,cortex-a15"; 22 device_type = "cpu"; 23 reg = <0>; 24 }; 25 26 cpu@1 { 27 compatible = "arm,cortex-a15"; 28 device_type = "cpu"; 29 reg = <1>; 30 }; 31 32 cpu@2 { 33 compatible = "arm,cortex-a15"; 34 device_type = "cpu"; 35 reg = <2>; 36 }; 37 38 cpu@3 { 39 compatible = "arm,cortex-a15"; 40 device_type = "cpu"; 41 reg = <3>; 42 }; 43 }; 44 45 aliases { 46 rproc0 = &dsp0; 47 }; 48 }; 49 50 &soc0 { 51 /include/ "keystone-k2e-clocks.dtsi" 52 53 usb: usb@2680000 { 54 interrupts = <GIC_SPI 152 IRQ_TYPE_EDGE_RISING>; 55 usb@2690000 { 56 interrupts = <GIC_SPI 152 IRQ_TYPE_EDGE_RISING>; 57 }; 58 }; 59 60 usb1_phy: usb_phy@2620750 { 61 compatible = "ti,keystone-usbphy"; 62 #address-cells = <1>; 63 #size-cells = <1>; 64 reg = <0x2620750 24>; 65 status = "disabled"; 66 }; 67 68 keystone_usb1: usb@25000000 { 69 compatible = "ti,keystone-dwc3"; 70 #address-cells = <1>; 71 #size-cells = <1>; 72 reg = <0x25000000 0x10000>; 73 clocks = <&clkusb1>; 74 clock-names = "usb"; 75 interrupts = <GIC_SPI 414 IRQ_TYPE_EDGE_RISING>; 76 ranges; 77 dma-coherent; 78 dma-ranges; 79 status = "disabled"; 80 81 usb1: usb@25010000 { 82 compatible = "snps,dwc3"; 83 reg = <0x25010000 0x70000>; 84 interrupts = <GIC_SPI 414 IRQ_TYPE_EDGE_RISING>; 85 usb-phy = <&usb1_phy>, <&usb1_phy>; 86 }; 87 }; 88 89 msm_ram: sram@c000000 { 90 compatible = "mmio-sram"; 91 reg = <0x0c000000 0x200000>; 92 ranges = <0x0 0x0c000000 0x200000>; 93 #address-cells = <1>; 94 #size-cells = <1>; 95 96 bm-sram@1f0000 { 97 reg = <0x001f0000 0x8000>; 98 }; 99 }; 100 101 psc: power-sleep-controller@2350000 { 102 pscrst: reset-controller { 103 compatible = "ti,k2e-pscrst", "ti,syscon-reset"; 104 #reset-cells = <1>; 105 106 ti,reset-bits = < 107 0xa3c 8 0xa3c 8 0x83c 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 0: dsp0 */ 108 >; 109 }; 110 }; 111 112 devctrl: device-state-control@2620000 { 113 dspgpio0: keystone_dsp_gpio@240 { 114 compatible = "ti,keystone-dsp-gpio"; 115 reg = <0x240 0x4>; 116 gpio-controller; 117 #gpio-cells = <2>; 118 gpio,syscon-dev = <&devctrl 0x240>; 119 }; 120 }; 121 122 dsp0: dsp@10800000 { 123 compatible = "ti,k2e-dsp"; 124 reg = <0x10800000 0x00080000>, 125 <0x10e00000 0x00008000>, 126 <0x10f00000 0x00008000>; 127 reg-names = "l2sram", "l1pram", "l1dram"; 128 clocks = <&clkgem0>; 129 ti,syscon-dev = <&devctrl 0x844>; 130 resets = <&pscrst 0>; 131 interrupt-parent = <&kirq0>; 132 interrupts = <0 8>; 133 interrupt-names = "vring", "exception"; 134 kick-gpios = <&dspgpio0 27 0>; 135 status = "disabled"; 136 }; 137 138 pcie1: pcie@21020000 { 139 compatible = "ti,keystone-pcie","snps,dw-pcie"; 140 clocks = <&clkpcie1>; 141 clock-names = "pcie"; 142 #address-cells = <3>; 143 #size-cells = <2>; 144 reg = <0x21021000 0x2000>, <0x21020000 0x1000>, <0x02620128 4>; 145 ranges = <0x82000000 0 0x60000000 0x60000000 146 0 0x10000000>; 147 148 status = "disabled"; 149 device_type = "pci"; 150 num-lanes = <2>; 151 bus-range = <0x00 0xff>; 152 153 /* error interrupt */ 154 interrupts = <GIC_SPI 385 IRQ_TYPE_EDGE_RISING>; 155 #interrupt-cells = <1>; 156 interrupt-map-mask = <0 0 0 7>; 157 interrupt-map = <0 0 0 1 &pcie_intc1 0>, /* INT A */ 158 <0 0 0 2 &pcie_intc1 1>, /* INT B */ 159 <0 0 0 3 &pcie_intc1 2>, /* INT C */ 160 <0 0 0 4 &pcie_intc1 3>; /* INT D */ 161 162 pcie_msi_intc1: msi-interrupt-controller { 163 interrupt-controller; 164 #interrupt-cells = <1>; 165 interrupt-parent = <&gic>; 166 interrupts = <GIC_SPI 377 IRQ_TYPE_EDGE_RISING>, 167 <GIC_SPI 378 IRQ_TYPE_EDGE_RISING>, 168 <GIC_SPI 379 IRQ_TYPE_EDGE_RISING>, 169 <GIC_SPI 380 IRQ_TYPE_EDGE_RISING>, 170 <GIC_SPI 381 IRQ_TYPE_EDGE_RISING>, 171 <GIC_SPI 382 IRQ_TYPE_EDGE_RISING>, 172 <GIC_SPI 383 IRQ_TYPE_EDGE_RISING>, 173 <GIC_SPI 384 IRQ_TYPE_EDGE_RISING>; 174 }; 175 176 pcie_intc1: legacy-interrupt-controller { 177 interrupt-controller; 178 #interrupt-cells = <1>; 179 interrupt-parent = <&gic>; 180 interrupts = <GIC_SPI 373 IRQ_TYPE_EDGE_RISING>, 181 <GIC_SPI 374 IRQ_TYPE_EDGE_RISING>, 182 <GIC_SPI 375 IRQ_TYPE_EDGE_RISING>, 183 <GIC_SPI 376 IRQ_TYPE_EDGE_RISING>; 184 }; 185 }; 186 187 mdio: mdio@24200f00 { 188 compatible = "ti,keystone_mdio", "ti,davinci_mdio"; 189 #address-cells = <1>; 190 #size-cells = <0>; 191 reg = <0x24200f00 0x100>; 192 status = "disabled"; 193 clocks = <&clkcpgmac>; 194 clock-names = "fck"; 195 bus_freq = <2500000>; 196 }; 197 /include/ "keystone-k2e-netcp.dtsi" 198 };
Cache object: 5b58900aca6b2b4b93ce44e5d2e86c6b
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]