The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm64/arm/rtsm_ve-aemv8a.dts

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: GPL-2.0
    2 /*
    3  * ARM Ltd. Fast Models
    4  *
    5  * Architecture Envelope Model (AEM) ARMv8-A
    6  * ARMAEMv8AMPCT
    7  *
    8  * RTSM_VE_AEMv8A.lisa
    9  */
   10 
   11 /dts-v1/;
   12 
   13 #include <dt-bindings/interrupt-controller/arm-gic.h>
   14 
   15 /memreserve/ 0x80000000 0x00010000;
   16 
   17 #include "rtsm_ve-motherboard.dtsi"
   18 
   19 / {
   20         model = "RTSM_VE_AEMv8A";
   21         compatible = "arm,rtsm_ve,aemv8a", "arm,vexpress";
   22         interrupt-parent = <&gic>;
   23         #address-cells = <2>;
   24         #size-cells = <2>;
   25 
   26         chosen { };
   27 
   28         aliases {
   29                 serial0 = &v2m_serial0;
   30                 serial1 = &v2m_serial1;
   31                 serial2 = &v2m_serial2;
   32                 serial3 = &v2m_serial3;
   33         };
   34 
   35         cpus {
   36                 #address-cells = <2>;
   37                 #size-cells = <0>;
   38 
   39                 cpu@0 {
   40                         device_type = "cpu";
   41                         compatible = "arm,armv8";
   42                         reg = <0x0 0x0>;
   43                         enable-method = "spin-table";
   44                         cpu-release-addr = <0x0 0x8000fff8>;
   45                         next-level-cache = <&L2_0>;
   46                 };
   47                 cpu@1 {
   48                         device_type = "cpu";
   49                         compatible = "arm,armv8";
   50                         reg = <0x0 0x1>;
   51                         enable-method = "spin-table";
   52                         cpu-release-addr = <0x0 0x8000fff8>;
   53                         next-level-cache = <&L2_0>;
   54                 };
   55                 cpu@2 {
   56                         device_type = "cpu";
   57                         compatible = "arm,armv8";
   58                         reg = <0x0 0x2>;
   59                         enable-method = "spin-table";
   60                         cpu-release-addr = <0x0 0x8000fff8>;
   61                         next-level-cache = <&L2_0>;
   62                 };
   63                 cpu@3 {
   64                         device_type = "cpu";
   65                         compatible = "arm,armv8";
   66                         reg = <0x0 0x3>;
   67                         enable-method = "spin-table";
   68                         cpu-release-addr = <0x0 0x8000fff8>;
   69                         next-level-cache = <&L2_0>;
   70                 };
   71 
   72                 L2_0: l2-cache0 {
   73                         compatible = "cache";
   74                 };
   75         };
   76 
   77         memory@80000000 {
   78                 device_type = "memory";
   79                 reg = <0x00000000 0x80000000 0 0x80000000>,
   80                       <0x00000008 0x80000000 0 0x80000000>;
   81         };
   82 
   83         reserved-memory {
   84                 #address-cells = <2>;
   85                 #size-cells = <2>;
   86                 ranges;
   87 
   88                 /* Chipselect 2,00000000 is physically at 0x18000000 */
   89                 vram: vram@18000000 {
   90                         /* 8 MB of designated video RAM */
   91                         compatible = "shared-dma-pool";
   92                         reg = <0x00000000 0x18000000 0 0x00800000>;
   93                         no-map;
   94                 };
   95         };
   96 
   97         gic: interrupt-controller@2c001000 {
   98                 compatible = "arm,gic-400", "arm,cortex-a15-gic";
   99                 #interrupt-cells = <3>;
  100                 #address-cells = <0>;
  101                 interrupt-controller;
  102                 reg = <0x0 0x2c001000 0 0x1000>,
  103                       <0x0 0x2c002000 0 0x2000>,
  104                       <0x0 0x2c004000 0 0x2000>,
  105                       <0x0 0x2c006000 0 0x2000>;
  106                 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
  107         };
  108 
  109         timer {
  110                 compatible = "arm,armv8-timer";
  111                 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  112                              <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  113                              <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  114                              <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
  115                 clock-frequency = <100000000>;
  116         };
  117 
  118         pmu {
  119                 compatible = "arm,armv8-pmuv3";
  120                 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
  121                              <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
  122                              <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
  123                              <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
  124         };
  125 
  126         panel {
  127                 compatible = "arm,rtsm-display";
  128                 port {
  129                         panel_in: endpoint {
  130                                 remote-endpoint = <&clcd_pads>;
  131                         };
  132                 };
  133         };
  134 
  135         bus@8000000 {
  136                 #interrupt-cells = <1>;
  137                 interrupt-map-mask = <0 0 63>;
  138                 interrupt-map = <0 0  0 &gic GIC_SPI  0 IRQ_TYPE_LEVEL_HIGH>,
  139                                 <0 0  1 &gic GIC_SPI  1 IRQ_TYPE_LEVEL_HIGH>,
  140                                 <0 0  2 &gic GIC_SPI  2 IRQ_TYPE_LEVEL_HIGH>,
  141                                 <0 0  3 &gic GIC_SPI  3 IRQ_TYPE_LEVEL_HIGH>,
  142                                 <0 0  4 &gic GIC_SPI  4 IRQ_TYPE_LEVEL_HIGH>,
  143                                 <0 0  5 &gic GIC_SPI  5 IRQ_TYPE_LEVEL_HIGH>,
  144                                 <0 0  6 &gic GIC_SPI  6 IRQ_TYPE_LEVEL_HIGH>,
  145                                 <0 0  7 &gic GIC_SPI  7 IRQ_TYPE_LEVEL_HIGH>,
  146                                 <0 0  8 &gic GIC_SPI  8 IRQ_TYPE_LEVEL_HIGH>,
  147                                 <0 0  9 &gic GIC_SPI  9 IRQ_TYPE_LEVEL_HIGH>,
  148                                 <0 0 10 &gic GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
  149                                 <0 0 11 &gic GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
  150                                 <0 0 12 &gic GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
  151                                 <0 0 13 &gic GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
  152                                 <0 0 14 &gic GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
  153                                 <0 0 15 &gic GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
  154                                 <0 0 16 &gic GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
  155                                 <0 0 17 &gic GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
  156                                 <0 0 18 &gic GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
  157                                 <0 0 19 &gic GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
  158                                 <0 0 20 &gic GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
  159                                 <0 0 21 &gic GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
  160                                 <0 0 22 &gic GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
  161                                 <0 0 23 &gic GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
  162                                 <0 0 24 &gic GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
  163                                 <0 0 25 &gic GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
  164                                 <0 0 26 &gic GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
  165                                 <0 0 27 &gic GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
  166                                 <0 0 28 &gic GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
  167                                 <0 0 29 &gic GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
  168                                 <0 0 30 &gic GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
  169                                 <0 0 31 &gic GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
  170                                 <0 0 32 &gic GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
  171                                 <0 0 33 &gic GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
  172                                 <0 0 34 &gic GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
  173                                 <0 0 35 &gic GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
  174                                 <0 0 36 &gic GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
  175                                 <0 0 37 &gic GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
  176                                 <0 0 38 &gic GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
  177                                 <0 0 39 &gic GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
  178                                 <0 0 40 &gic GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
  179                                 <0 0 41 &gic GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
  180                                 <0 0 42 &gic GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
  181         };
  182 };

Cache object: 439cdc4aafa2af3e1af72e549a149c22


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.