The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm64/marvell/armada-ap806-dual.dtsi

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10  
    1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
    2 /*
    3  * Copyright (C) 2016 Marvell Technology Group Ltd.
    4  *
    5  * Device Tree file for Marvell Armada AP806.
    6  */
    7 
    8 #include "armada-ap806.dtsi"
    9 
   10 / {
   11         model = "Marvell Armada AP806 Dual";
   12         compatible = "marvell,armada-ap806-dual", "marvell,armada-ap806";
   13 
   14         cpus {
   15                 #address-cells = <1>;
   16                 #size-cells = <0>;
   17 
   18                 cpu0: cpu@0 {
   19                         device_type = "cpu";
   20                         compatible = "arm,cortex-a72";
   21                         reg = <0x000>;
   22                         enable-method = "psci";
   23                         #cooling-cells = <2>;
   24                         clocks = <&cpu_clk 0>;
   25                         i-cache-size = <0xc000>;
   26                         i-cache-line-size = <64>;
   27                         i-cache-sets = <256>;
   28                         d-cache-size = <0x8000>;
   29                         d-cache-line-size = <64>;
   30                         d-cache-sets = <256>;
   31                         next-level-cache = <&l2>;
   32                 };
   33                 cpu1: cpu@1 {
   34                         device_type = "cpu";
   35                         compatible = "arm,cortex-a72";
   36                         reg = <0x001>;
   37                         enable-method = "psci";
   38                         #cooling-cells = <2>;
   39                         clocks = <&cpu_clk 0>;
   40                         i-cache-size = <0xc000>;
   41                         i-cache-line-size = <64>;
   42                         i-cache-sets = <256>;
   43                         d-cache-size = <0x8000>;
   44                         d-cache-line-size = <64>;
   45                         d-cache-sets = <256>;
   46                         next-level-cache = <&l2>;
   47                 };
   48 
   49                 l2: l2-cache {
   50                         compatible = "cache";
   51                         cache-size = <0x80000>;
   52                         cache-line-size = <64>;
   53                         cache-sets = <512>;
   54                 };
   55         };
   56 
   57         thermal-zones {
   58                 /delete-node/ ap-thermal-cpu2;
   59                 /delete-node/ ap-thermal-cpu3;
   60         };
   61 };

Cache object: fc310aea7457c45e554d8db4a50af275

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.