1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /*
3 * Copyright (C) 2021 MediaTek Inc.
4 * Author: Sam.Shih <sam.shih@mediatek.com>
5 */
6
7 /dts-v1/;
8 #include "mt7986b.dtsi"
9
10 / {
11 model = "MediaTek MT7986b RFB";
12 compatible = "mediatek,mt7986b-rfb";
13
14 aliases {
15 serial0 = &uart0;
16 };
17
18 chosen {
19 stdout-path = "serial0:115200n8";
20 };
21
22 memory@40000000 {
23 device_type = "memory";
24 reg = <0 0x40000000 0 0x40000000>;
25 };
26 };
27
28 &uart0 {
29 status = "okay";
30 };
31
32 ð {
33 status = "okay";
34
35 gmac0: mac@0 {
36 compatible = "mediatek,eth-mac";
37 reg = <0>;
38 phy-mode = "2500base-x";
39
40 fixed-link {
41 speed = <2500>;
42 full-duplex;
43 pause;
44 };
45 };
46
47 mdio: mdio-bus {
48 #address-cells = <1>;
49 #size-cells = <0>;
50
51 switch@0 {
52 compatible = "mediatek,mt7531";
53 reg = <31>;
54 reset-gpios = <&pio 5 0>;
55
56 ports {
57 #address-cells = <1>;
58 #size-cells = <0>;
59
60 port@0 {
61 reg = <0>;
62 label = "lan0";
63 };
64
65 port@1 {
66 reg = <1>;
67 label = "lan1";
68 };
69
70 port@2 {
71 reg = <2>;
72 label = "lan2";
73 };
74
75 port@3 {
76 reg = <3>;
77 label = "lan3";
78 };
79
80 port@4 {
81 reg = <4>;
82 label = "lan4";
83 };
84
85 port@6 {
86 reg = <6>;
87 label = "cpu";
88 ethernet = <&gmac0>;
89 phy-mode = "2500base-x";
90
91 fixed-link {
92 speed = <2500>;
93 full-duplex;
94 pause;
95 };
96 };
97 };
98 };
99 };
100 };
Cache object: 7dc55c90716da9dadc660065b8b5727e
|