1 // SPDX-License-Identifier: BSD-3-Clause
2 /*
3 * Copyright (c) 2022, Linaro Limited
4 */
5
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/spmi/spmi.h>
9
10 &spmi_bus {
11 pmk8280: pmic@0 {
12 compatible = "qcom,pmk8350", "qcom,spmi-pmic";
13 reg = <0x0 SPMI_USID>;
14 #address-cells = <1>;
15 #size-cells = <0>;
16
17 pmk8280_pon: pon@1300 {
18 compatible = "qcom,pm8998-pon";
19 reg = <0x1300>;
20
21 pmk8280_pon_pwrkey: pwrkey {
22 compatible = "qcom,pmk8350-pwrkey";
23 interrupts = <0x0 0x13 0x7 IRQ_TYPE_EDGE_BOTH>;
24 linux,code = <KEY_POWER>;
25 status = "disabled";
26 };
27 };
28 };
29
30 pmc8280_1: pmic@1 {
31 compatible = "qcom,pm8350", "qcom,spmi-pmic";
32 reg = <0x1 SPMI_USID>;
33 #address-cells = <1>;
34 #size-cells = <0>;
35
36 pmc8280_1_gpios: gpio@8800 {
37 compatible = "qcom,pm8350-gpio", "qcom,spmi-gpio";
38 reg = <0x8800>;
39 gpio-controller;
40 gpio-ranges = <&pmc8280_1_gpios 0 0 10>;
41 #gpio-cells = <2>;
42 interrupt-controller;
43 #interrupt-cells = <2>;
44 };
45 };
46
47 pmc8280c: pmic@2 {
48 compatible = "qcom,pm8350c", "qcom,spmi-pmic";
49 reg = <0x2 SPMI_USID>;
50 #address-cells = <1>;
51 #size-cells = <0>;
52
53 pmc8280c_gpios: gpio@8800 {
54 compatible = "qcom,pm8350c-gpio", "qcom,spmi-gpio";
55 reg = <0x8800>;
56 gpio-controller;
57 gpio-ranges = <&pmc8280c_gpios 0 0 9>;
58 #gpio-cells = <2>;
59 interrupt-controller;
60 #interrupt-cells = <2>;
61 };
62
63 pmc8280c_lpg: lpg@e800 {
64 compatible = "qcom,pm8350c-pwm";
65 reg = <0xe800>;
66
67 #address-cells = <1>;
68 #size-cells = <0>;
69
70 #pwm-cells = <2>;
71
72 status = "disabled";
73 };
74 };
75
76 pmc8280_2: pmic@3 {
77 compatible = "qcom,pm8350", "qcom,spmi-pmic";
78 reg = <0x3 SPMI_USID>;
79 #address-cells = <1>;
80 #size-cells = <0>;
81
82 pmc8280_2_gpios: gpio@8800 {
83 compatible = "qcom,pm8350-gpio", "qcom,spmi-gpio";
84 reg = <0x8800>;
85 gpio-controller;
86 gpio-ranges = <&pmc8280_2_gpios 0 0 10>;
87 #gpio-cells = <2>;
88 interrupt-controller;
89 #interrupt-cells = <2>;
90 };
91 };
92
93 pmr735a: pmic@4 {
94 compatible = "qcom,pmr735a", "qcom,spmi-pmic";
95 reg = <0x4 SPMI_USID>;
96 #address-cells = <1>;
97 #size-cells = <0>;
98
99 pmr735a_gpios: gpio@8800 {
100 compatible = "qcom,pmr735a-gpio", "qcom,spmi-gpio";
101 reg = <0x8800>;
102 gpio-controller;
103 gpio-ranges = <&pmr735a_gpios 0 0 4>;
104 #gpio-cells = <2>;
105 interrupt-controller;
106 #interrupt-cells = <2>;
107 };
108 };
109 };
Cache object: c8efb86cd7f3234807f1abc0afdd3d22
|