The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm64/realtek/rtd1395.dtsi

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
    2 /*
    3  * Realtek RTD1395 SoC
    4  *
    5  * Copyright (c) 2019 Andreas Färber
    6  */
    7 
    8 #include "rtd139x.dtsi"
    9 
   10 / {
   11         compatible = "realtek,rtd1395";
   12 
   13         cpus {
   14                 #address-cells = <2>;
   15                 #size-cells = <0>;
   16 
   17                 cpu0: cpu@0 {
   18                         device_type = "cpu";
   19                         compatible = "arm,cortex-a53";
   20                         reg = <0x0 0x0>;
   21                         next-level-cache = <&l2>;
   22                 };
   23 
   24                 cpu1: cpu@1 {
   25                         device_type = "cpu";
   26                         compatible = "arm,cortex-a53";
   27                         reg = <0x0 0x1>;
   28                         next-level-cache = <&l2>;
   29                 };
   30 
   31                 cpu2: cpu@2 {
   32                         device_type = "cpu";
   33                         compatible = "arm,cortex-a53";
   34                         reg = <0x0 0x2>;
   35                         next-level-cache = <&l2>;
   36                 };
   37 
   38                 cpu3: cpu@3 {
   39                         device_type = "cpu";
   40                         compatible = "arm,cortex-a53";
   41                         reg = <0x0 0x3>;
   42                         next-level-cache = <&l2>;
   43                 };
   44 
   45                 l2: l2-cache {
   46                         compatible = "cache";
   47                 };
   48         };
   49 
   50         timer {
   51                 compatible = "arm,armv8-timer";
   52                 interrupts = <GIC_PPI 13
   53                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
   54                              <GIC_PPI 14
   55                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
   56                              <GIC_PPI 11
   57                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
   58                              <GIC_PPI 10
   59                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
   60         };
   61 };
   62 
   63 &arm_pmu {
   64         interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
   65 };

Cache object: ec5e273181ecda9ba5cdedba088a12a9


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.