The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dev/an/if_an_pci.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 1997, 1998, 1999
    3  *      Bill Paul <wpaul@ctr.columbia.edu>.  All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  * 3. All advertising materials mentioning features or use of this software
   14  *    must display the following acknowledgement:
   15  *      This product includes software developed by Bill Paul.
   16  * 4. Neither the name of the author nor the names of any co-contributors
   17  *    may be used to endorse or promote products derived from this software
   18  *    without specific prior written permission.
   19  *
   20  * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
   21  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   22  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   23  * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
   24  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   25  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   26  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   27  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   28  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   29  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
   30  * THE POSSIBILITY OF SUCH DAMAGE.
   31  */
   32 
   33 #include <sys/cdefs.h>
   34 __FBSDID("$FreeBSD: releng/6.4/sys/dev/an/if_an_pci.c 143163 2005-03-05 19:06:12Z imp $");
   35 
   36 /*
   37  * This is a PCI shim for the Aironet PC4500/4800 wireless network
   38  * driver. Aironet makes PCMCIA, ISA and PCI versions of these devices,
   39  * which all have basically the same interface. The ISA and PCI cards
   40  * are actually bridge adapters with PCMCIA cards inserted into them,
   41  * however they appear as normal PCI or ISA devices to the host.
   42  *
   43  * All we do here is handle the PCI probe and attach and set up an
   44  * interrupt handler entry point. The PCI version of the card uses
   45  * a PLX 9050 PCI to "dumb bus" bridge chip, which provides us with
   46  * multiple PCI address space mappings. The primary mapping at PCI
   47  * register 0x14 is for the PLX chip itself, *NOT* the Aironet card.
   48  * The I/O address of the Aironet is actually at register 0x18, which
   49  * is the local bus mapping register for bus space 0. There are also
   50  * registers for additional register spaces at registers 0x1C and
   51  * 0x20, but these are unused in the Aironet devices. To find out
   52  * more, you need a datasheet for the 9050 from PLX, but you have
   53  * to go through their sales office to get it. Bleh.
   54  */
   55 
   56 #include "opt_inet.h"
   57 
   58 #ifdef INET
   59 #define ANCACHE
   60 #endif
   61 
   62 #include <sys/param.h>
   63 #include <sys/systm.h>
   64 #include <sys/sockio.h>
   65 #include <sys/mbuf.h>
   66 #include <sys/kernel.h>
   67 #include <sys/socket.h>
   68 
   69 #include <sys/module.h>
   70 #include <sys/bus.h>
   71 #include <machine/bus.h>
   72 #include <sys/rman.h>
   73 #include <sys/lock.h>
   74 #include <sys/mutex.h>
   75 #include <machine/resource.h>
   76 
   77 #include <net/if.h>
   78 #include <net/if_arp.h>
   79 #include <net/ethernet.h>
   80 #include <net/if_dl.h>
   81 #include <net/if_media.h>
   82 
   83 #include <dev/pci/pcireg.h>
   84 #include <dev/pci/pcivar.h>
   85 
   86 #include <dev/an/if_aironet_ieee.h>
   87 #include <dev/an/if_anreg.h>
   88 
   89 struct an_type {
   90         u_int16_t               an_vid;
   91         u_int16_t               an_did;
   92         char                    *an_name;
   93 };
   94 
   95 #define AIRONET_VENDORID        0x14B9
   96 #define AIRONET_DEVICEID_35x    0x0350
   97 #define AIRONET_DEVICEID_4500   0x4500
   98 #define AIRONET_DEVICEID_4800   0x4800
   99 #define AIRONET_DEVICEID_4xxx   0x0001
  100 #define AIRONET_DEVICEID_MPI350 0xA504
  101 #define AN_PCI_PLX_LOIO         0x14    /* PLX chip iobase */
  102 #define AN_PCI_LOIO             0x18    /* Aironet iobase */
  103 
  104 static struct an_type an_devs[] = {
  105         { AIRONET_VENDORID, AIRONET_DEVICEID_35x, "Cisco Aironet 350 Series" },
  106         { AIRONET_VENDORID, AIRONET_DEVICEID_4500, "Aironet PCI4500" },
  107         { AIRONET_VENDORID, AIRONET_DEVICEID_4800, "Aironet PCI4800" },
  108         { AIRONET_VENDORID, AIRONET_DEVICEID_4xxx, "Aironet PCI4500/PCI4800" },
  109         { 0, 0, NULL }
  110 };
  111 
  112 static int an_probe_pci         (device_t);
  113 static int an_attach_pci        (device_t);
  114 static int an_suspend_pci       (device_t);
  115 static int an_resume_pci        (device_t);
  116 
  117 static int
  118 an_probe_pci(device_t dev)
  119 {
  120         struct an_type          *t;
  121 
  122         t = an_devs;
  123 
  124         while (t->an_name != NULL) {
  125                 if (pci_get_vendor(dev) == t->an_vid &&
  126                     pci_get_device(dev) == t->an_did) {
  127                         device_set_desc(dev, t->an_name);
  128                         return(BUS_PROBE_DEFAULT);
  129                 }
  130                 t++;
  131         }
  132 
  133         if (pci_get_vendor(dev) == AIRONET_VENDORID &&
  134             pci_get_device(dev) == AIRONET_DEVICEID_MPI350) {
  135                 device_set_desc(dev, "Cisco Aironet MPI350");
  136                 return(BUS_PROBE_DEFAULT);
  137         }
  138 
  139         return(ENXIO);
  140 }
  141 
  142 static int
  143 an_attach_pci(dev)
  144         device_t                dev;
  145 {
  146         u_int32_t               command;
  147         struct an_softc         *sc;
  148         int                     unit, flags, error = 0;
  149 
  150         sc = device_get_softc(dev);
  151         unit = device_get_unit(dev);
  152         flags = device_get_flags(dev);
  153         bzero(sc, sizeof(struct an_softc));
  154 
  155         if (pci_get_vendor(dev) == AIRONET_VENDORID &&
  156             pci_get_device(dev) == AIRONET_DEVICEID_MPI350) {
  157                 sc->mpi350 = 1;
  158                 sc->port_rid = PCIR_BAR(0);
  159         } else {
  160                 /*
  161                  * Map control/status registers.
  162                  */
  163                 command = pci_read_config(dev, PCIR_COMMAND, 4);
  164                 command |= PCIM_CMD_PORTEN;
  165                 pci_write_config(dev, PCIR_COMMAND, command, 4);
  166                 command = pci_read_config(dev, PCIR_COMMAND, 4);
  167 
  168                 if (!(command & PCIM_CMD_PORTEN)) {
  169                         printf("an%d: failed to enable I/O ports!\n", unit);
  170                         error = ENXIO;
  171                         goto fail;
  172                 }
  173                 sc->port_rid = AN_PCI_LOIO;
  174         }
  175         error = an_alloc_port(dev, sc->port_rid, 1);
  176 
  177         if (error) {
  178                 printf("an%d: couldn't map ports\n", unit);
  179                 goto fail;
  180         }
  181 
  182         sc->an_btag = rman_get_bustag(sc->port_res);
  183         sc->an_bhandle = rman_get_bushandle(sc->port_res);
  184 
  185         /* Allocate memory for MPI350 */
  186         if (sc->mpi350) {
  187                 /* Allocate memory */
  188                 sc->mem_rid = PCIR_BAR(1);
  189                 error = an_alloc_memory(dev, sc->mem_rid, 1);
  190                 if (error) {
  191                         printf("an%d: couldn't map memory\n", unit);
  192                         goto fail;
  193                 }
  194                 sc->an_mem_btag = rman_get_bustag(sc->mem_res);
  195                 sc->an_mem_bhandle = rman_get_bushandle(sc->mem_res);
  196 
  197                 /* Allocate aux. memory */
  198                 sc->mem_aux_rid = PCIR_BAR(2);
  199                 error = an_alloc_aux_memory(dev, sc->mem_aux_rid, 
  200                     AN_AUX_MEM_SIZE);
  201                 if (error) {
  202                         printf("an%d: couldn't map aux memory\n", unit);
  203                         goto fail;
  204                 }
  205                 sc->an_mem_aux_btag = rman_get_bustag(sc->mem_aux_res);
  206                 sc->an_mem_aux_bhandle = rman_get_bushandle(sc->mem_aux_res);
  207 
  208                 /* Allocate DMA region */
  209                 error = bus_dma_tag_create(NULL,        /* parent */
  210                                1, 0,                    /* alignment, bounds */
  211                                BUS_SPACE_MAXADDR_32BIT, /* lowaddr */
  212                                BUS_SPACE_MAXADDR,       /* highaddr */
  213                                NULL, NULL,              /* filter, filterarg */
  214                                0x3ffff,                 /* maxsize XXX */
  215                                1,                       /* nsegments */
  216                                0xffff,                  /* maxsegsize XXX */
  217                                BUS_DMA_ALLOCNOW,        /* flags */
  218                                NULL,                    /* lockfunc */
  219                                NULL,                    /* lockarg */
  220                                &sc->an_dtag);
  221                 if (error) {
  222                         printf("an%d: couldn't get DMA region\n", unit);
  223                         goto fail;
  224                 }
  225         }
  226 
  227         /* Allocate interrupt */
  228         error = an_alloc_irq(dev, 0, RF_SHAREABLE);
  229         if (error) {
  230                 goto fail;
  231         }
  232 
  233         sc->an_dev = dev;
  234         error = an_attach(sc, device_get_unit(dev), flags);
  235         if (error) {
  236                 goto fail;
  237         }
  238 
  239         /*
  240          * Must setup the interrupt after the an_attach to prevent racing.
  241          */
  242         error = bus_setup_intr(dev, sc->irq_res, INTR_TYPE_NET,
  243             an_intr, sc, &sc->irq_handle);
  244 
  245 fail:
  246         if (error)
  247                 an_release_resources(dev);
  248         return(error);
  249 }
  250 
  251 static int
  252 an_suspend_pci(device_t dev)
  253 {
  254         an_shutdown(dev);
  255         
  256         return (0);
  257 }
  258 
  259 static int
  260 an_resume_pci(device_t dev)
  261 {
  262         an_resume(dev);
  263 
  264         return (0);
  265 }
  266 
  267 static device_method_t an_pci_methods[] = {
  268         /* Device interface */
  269         DEVMETHOD(device_probe,         an_probe_pci),
  270         DEVMETHOD(device_attach,        an_attach_pci),
  271         DEVMETHOD(device_detach,        an_detach),
  272         DEVMETHOD(device_shutdown,      an_shutdown),
  273         DEVMETHOD(device_suspend,       an_suspend_pci),
  274         DEVMETHOD(device_resume,        an_resume_pci),
  275         { 0, 0 }
  276 };
  277 
  278 static driver_t an_pci_driver = {
  279         "an",
  280         an_pci_methods,
  281         sizeof(struct an_softc),
  282 };
  283 
  284 static devclass_t an_devclass;
  285 
  286 DRIVER_MODULE(an, pci, an_pci_driver, an_devclass, 0, 0);
  287 MODULE_DEPEND(an, pci, 1, 1, 1);
  288 MODULE_DEPEND(an, wlan, 1, 1, 1);

Cache object: 90ffc29d2cc91a675c734763e12ea685


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.