Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]
FreeBSD/Linux Kernel Cross Reference
sys/dev/drm/r300_reg.h
Version:
- FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10
SearchContext: - none - 3 - 10
1 /************************************************************************** 2 3 Copyright (C) 2004-2005 Nicolai Haehnle et al. 4 5 Permission is hereby granted, free of charge, to any person obtaining a 6 copy of this software and associated documentation files (the "Software"), 7 to deal in the Software without restriction, including without limitation 8 on the rights to use, copy, modify, merge, publish, distribute, sub 9 license, and/or sell copies of the Software, and to permit persons to whom 10 the Software is furnished to do so, subject to the following conditions: 11 12 The above copyright notice and this permission notice (including the next 13 paragraph) shall be included in all copies or substantial portions of the 14 Software. 15 16 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 17 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 18 FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL 19 THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, 20 DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR 21 OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE 22 USE OR OTHER DEALINGS IN THE SOFTWARE. 23 24 **************************************************************************/ 25 26 #include <sys/cdefs.h> 27 __FBSDID("$FreeBSD: releng/6.4/sys/dev/drm/r300_reg.h 158686 2006-05-17 07:40:12Z anholt $"); 28 29 #ifndef _R300_REG_H 30 #define _R300_REG_H 31 32 #define R300_MC_INIT_MISC_LAT_TIMER 0x180 33 # define R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT 0 34 # define R300_MC_MISC__MC_VF_INIT_LAT_SHIFT 4 35 # define R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT 8 36 # define R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT 12 37 # define R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT 16 38 # define R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT 20 39 # define R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT 24 40 # define R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT 28 41 42 43 #define R300_MC_INIT_GFX_LAT_TIMER 0x154 44 # define R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT 0 45 # define R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT 4 46 # define R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT 8 47 # define R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT 12 48 # define R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT 16 49 # define R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT 20 50 # define R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT 24 51 # define R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT 28 52 53 /* 54 This file contains registers and constants for the R300. They have been 55 found mostly by examining command buffers captured using glxtest, as well 56 as by extrapolating some known registers and constants from the R200. 57 58 I am fairly certain that they are correct unless stated otherwise in comments. 59 */ 60 61 #define R300_SE_VPORT_XSCALE 0x1D98 62 #define R300_SE_VPORT_XOFFSET 0x1D9C 63 #define R300_SE_VPORT_YSCALE 0x1DA0 64 #define R300_SE_VPORT_YOFFSET 0x1DA4 65 #define R300_SE_VPORT_ZSCALE 0x1DA8 66 #define R300_SE_VPORT_ZOFFSET 0x1DAC 67 68 69 /* This register is written directly and also starts data section in many 3d CP_PACKET3's */ 70 #define R300_VAP_VF_CNTL 0x2084 71 72 # define R300_VAP_VF_CNTL__PRIM_TYPE__SHIFT 0 73 # define R300_VAP_VF_CNTL__PRIM_NONE (0<<0) 74 # define R300_VAP_VF_CNTL__PRIM_POINTS (1<<0) 75 # define R300_VAP_VF_CNTL__PRIM_LINES (2<<0) 76 # define R300_VAP_VF_CNTL__PRIM_LINE_STRIP (3<<0) 77 # define R300_VAP_VF_CNTL__PRIM_TRIANGLES (4<<0) 78 # define R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN (5<<0) 79 # define R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP (6<<0) 80 # define R300_VAP_VF_CNTL__PRIM_LINE_LOOP (12<<0) 81 # define R300_VAP_VF_CNTL__PRIM_QUADS (13<<0) 82 # define R300_VAP_VF_CNTL__PRIM_QUAD_STRIP (14<<0) 83 # define R300_VAP_VF_CNTL__PRIM_POLYGON (15<<0) 84 85 # define R300_VAP_VF_CNTL__PRIM_WALK__SHIFT 4 86 /* State based - direct writes to registers trigger vertex generation */ 87 # define R300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED (0<<4) 88 # define R300_VAP_VF_CNTL__PRIM_WALK_INDICES (1<<4) 89 # define R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST (2<<4) 90 # define R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED (3<<4) 91 92 /* I don't think I saw these three used.. */ 93 # define R300_VAP_VF_CNTL__COLOR_ORDER__SHIFT 6 94 # define R300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT 9 95 # define R300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT 10 96 97 /* index size - when not set the indices are assumed to be 16 bit */ 98 # define R300_VAP_VF_CNTL__INDEX_SIZE_32bit (1<<11) 99 /* number of vertices */ 100 # define R300_VAP_VF_CNTL__NUM_VERTICES__SHIFT 16 101 102 /* BEGIN: Wild guesses */ 103 #define R300_VAP_OUTPUT_VTX_FMT_0 0x2090 104 # define R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT (1<<0) 105 # define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_PRESENT (1<<1) 106 # define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT (1<<2) /* GUESS */ 107 # define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT (1<<3) /* GUESS */ 108 # define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT (1<<4) /* GUESS */ 109 # define R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT (1<<16) /* GUESS */ 110 111 #define R300_VAP_OUTPUT_VTX_FMT_1 0x2094 112 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT 0 113 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT 3 114 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT 6 115 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT 9 116 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT 12 117 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT 15 118 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT 18 119 # define R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT 21 120 /* END */ 121 122 #define R300_SE_VTE_CNTL 0x20b0 123 # define R300_VPORT_X_SCALE_ENA 0x00000001 124 # define R300_VPORT_X_OFFSET_ENA 0x00000002 125 # define R300_VPORT_Y_SCALE_ENA 0x00000004 126 # define R300_VPORT_Y_OFFSET_ENA 0x00000008 127 # define R300_VPORT_Z_SCALE_ENA 0x00000010 128 # define R300_VPORT_Z_OFFSET_ENA 0x00000020 129 # define R300_VTX_XY_FMT 0x00000100 130 # define R300_VTX_Z_FMT 0x00000200 131 # define R300_VTX_W0_FMT 0x00000400 132 # define R300_VTX_W0_NORMALIZE 0x00000800 133 # define R300_VTX_ST_DENORMALIZED 0x00001000 134 135 /* BEGIN: Vertex data assembly - lots of uncertainties */ 136 /* gap */ 137 /* Where do we get our vertex data? 138 // 139 // Vertex data either comes either from immediate mode registers or from 140 // vertex arrays. 141 // There appears to be no mixed mode (though we can force the pitch of 142 // vertex arrays to 0, effectively reusing the same element over and over 143 // again). 144 // 145 // Immediate mode is controlled by the INPUT_CNTL registers. I am not sure 146 // if these registers influence vertex array processing. 147 // 148 // Vertex arrays are controlled via the 3D_LOAD_VBPNTR packet3. 149 // 150 // In both cases, vertex attributes are then passed through INPUT_ROUTE. 151 152 // Beginning with INPUT_ROUTE_0_0 is a list of WORDs that route vertex data 153 // into the vertex processor's input registers. 154 // The first word routes the first input, the second word the second, etc. 155 // The corresponding input is routed into the register with the given index. 156 // The list is ended by a word with INPUT_ROUTE_END set. 157 // 158 // Always set COMPONENTS_4 in immediate mode. */ 159 160 #define R300_VAP_INPUT_ROUTE_0_0 0x2150 161 # define R300_INPUT_ROUTE_COMPONENTS_1 (0 << 0) 162 # define R300_INPUT_ROUTE_COMPONENTS_2 (1 << 0) 163 # define R300_INPUT_ROUTE_COMPONENTS_3 (2 << 0) 164 # define R300_INPUT_ROUTE_COMPONENTS_4 (3 << 0) 165 # define R300_INPUT_ROUTE_COMPONENTS_RGBA (4 << 0) /* GUESS */ 166 # define R300_VAP_INPUT_ROUTE_IDX_SHIFT 8 167 # define R300_VAP_INPUT_ROUTE_IDX_MASK (31 << 8) /* GUESS */ 168 # define R300_VAP_INPUT_ROUTE_END (1 << 13) 169 # define R300_INPUT_ROUTE_IMMEDIATE_MODE (0 << 14) /* GUESS */ 170 # define R300_INPUT_ROUTE_FLOAT (1 << 14) /* GUESS */ 171 # define R300_INPUT_ROUTE_UNSIGNED_BYTE (2 << 14) /* GUESS */ 172 # define R300_INPUT_ROUTE_FLOAT_COLOR (3 << 14) /* GUESS */ 173 #define R300_VAP_INPUT_ROUTE_0_1 0x2154 174 #define R300_VAP_INPUT_ROUTE_0_2 0x2158 175 #define R300_VAP_INPUT_ROUTE_0_3 0x215C 176 #define R300_VAP_INPUT_ROUTE_0_4 0x2160 177 #define R300_VAP_INPUT_ROUTE_0_5 0x2164 178 #define R300_VAP_INPUT_ROUTE_0_6 0x2168 179 #define R300_VAP_INPUT_ROUTE_0_7 0x216C 180 181 /* gap */ 182 /* Notes: 183 // - always set up to produce at least two attributes: 184 // if vertex program uses only position, fglrx will set normal, too 185 // - INPUT_CNTL_0_COLOR and INPUT_CNTL_COLOR bits are always equal */ 186 #define R300_VAP_INPUT_CNTL_0 0x2180 187 # define R300_INPUT_CNTL_0_COLOR 0x00000001 188 #define R300_VAP_INPUT_CNTL_1 0x2184 189 # define R300_INPUT_CNTL_POS 0x00000001 190 # define R300_INPUT_CNTL_NORMAL 0x00000002 191 # define R300_INPUT_CNTL_COLOR 0x00000004 192 # define R300_INPUT_CNTL_TC0 0x00000400 193 # define R300_INPUT_CNTL_TC1 0x00000800 194 # define R300_INPUT_CNTL_TC2 0x00001000 /* GUESS */ 195 # define R300_INPUT_CNTL_TC3 0x00002000 /* GUESS */ 196 # define R300_INPUT_CNTL_TC4 0x00004000 /* GUESS */ 197 # define R300_INPUT_CNTL_TC5 0x00008000 /* GUESS */ 198 # define R300_INPUT_CNTL_TC6 0x00010000 /* GUESS */ 199 # define R300_INPUT_CNTL_TC7 0x00020000 /* GUESS */ 200 201 /* gap */ 202 /* Words parallel to INPUT_ROUTE_0; All words that are active in INPUT_ROUTE_0 203 // are set to a swizzling bit pattern, other words are 0. 204 // 205 // In immediate mode, the pattern is always set to xyzw. In vertex array 206 // mode, the swizzling pattern is e.g. used to set zw components in texture 207 // coordinates with only tweo components. */ 208 #define R300_VAP_INPUT_ROUTE_1_0 0x21E0 209 # define R300_INPUT_ROUTE_SELECT_X 0 210 # define R300_INPUT_ROUTE_SELECT_Y 1 211 # define R300_INPUT_ROUTE_SELECT_Z 2 212 # define R300_INPUT_ROUTE_SELECT_W 3 213 # define R300_INPUT_ROUTE_SELECT_ZERO 4 214 # define R300_INPUT_ROUTE_SELECT_ONE 5 215 # define R300_INPUT_ROUTE_SELECT_MASK 7 216 # define R300_INPUT_ROUTE_X_SHIFT 0 217 # define R300_INPUT_ROUTE_Y_SHIFT 3 218 # define R300_INPUT_ROUTE_Z_SHIFT 6 219 # define R300_INPUT_ROUTE_W_SHIFT 9 220 # define R300_INPUT_ROUTE_ENABLE (15 << 12) 221 #define R300_VAP_INPUT_ROUTE_1_1 0x21E4 222 #define R300_VAP_INPUT_ROUTE_1_2 0x21E8 223 #define R300_VAP_INPUT_ROUTE_1_3 0x21EC 224 #define R300_VAP_INPUT_ROUTE_1_4 0x21F0 225 #define R300_VAP_INPUT_ROUTE_1_5 0x21F4 226 #define R300_VAP_INPUT_ROUTE_1_6 0x21F8 227 #define R300_VAP_INPUT_ROUTE_1_7 0x21FC 228 229 /* END */ 230 231 /* gap */ 232 /* BEGIN: Upload vertex program and data 233 // The programmable vertex shader unit has a memory bank of unknown size 234 // that can be written to in 16 byte units by writing the address into 235 // UPLOAD_ADDRESS, followed by data in UPLOAD_DATA (multiples of 4 DWORDs). 236 // 237 // Pointers into the memory bank are always in multiples of 16 bytes. 238 // 239 // The memory bank is divided into areas with fixed meaning. 240 // 241 // Starting at address UPLOAD_PROGRAM: Vertex program instructions. 242 // Native limits reported by drivers from ATI suggest size 256 (i.e. 4KB), 243 // whereas the difference between known addresses suggests size 512. 244 // 245 // Starting at address UPLOAD_PARAMETERS: Vertex program parameters. 246 // Native reported limits and the VPI layout suggest size 256, whereas 247 // difference between known addresses suggests size 512. 248 // 249 // At address UPLOAD_POINTSIZE is a vector (0, 0, ps, 0), where ps is the 250 // floating point pointsize. The exact purpose of this state is uncertain, 251 // as there is also the R300_RE_POINTSIZE register. 252 // 253 // Multiple vertex programs and parameter sets can be loaded at once, 254 // which could explain the size discrepancy. */ 255 #define R300_VAP_PVS_UPLOAD_ADDRESS 0x2200 256 # define R300_PVS_UPLOAD_PROGRAM 0x00000000 257 # define R300_PVS_UPLOAD_PARAMETERS 0x00000200 258 # define R300_PVS_UPLOAD_POINTSIZE 0x00000406 259 /* gap */ 260 #define R300_VAP_PVS_UPLOAD_DATA 0x2208 261 /* END */ 262 263 /* gap */ 264 /* I do not know the purpose of this register. However, I do know that 265 // it is set to 221C_CLEAR for clear operations and to 221C_NORMAL 266 // for normal rendering. */ 267 #define R300_VAP_UNKNOWN_221C 0x221C 268 # define R300_221C_NORMAL 0x00000000 269 # define R300_221C_CLEAR 0x0001C000 270 271 /* gap */ 272 /* Sometimes, END_OF_PKT and 0x2284=0 are the only commands sent between 273 // rendering commands and overwriting vertex program parameters. 274 // Therefore, I suspect writing zero to 0x2284 synchronizes the engine and 275 // avoids bugs caused by still running shaders reading bad data from memory. */ 276 #define R300_VAP_PVS_WAITIDLE 0x2284 /* GUESS */ 277 278 /* Absolutely no clue what this register is about. */ 279 #define R300_VAP_UNKNOWN_2288 0x2288 280 # define R300_2288_R300 0x00750000 /* -- nh */ 281 # define R300_2288_RV350 0x0000FFFF /* -- Vladimir */ 282 283 /* gap */ 284 /* Addresses are relative to the vertex program instruction area of the 285 // memory bank. PROGRAM_END points to the last instruction of the active 286 // program 287 // 288 // The meaning of the two UNKNOWN fields is obviously not known. However, 289 // experiments so far have shown that both *must* point to an instruction 290 // inside the vertex program, otherwise the GPU locks up. 291 // fglrx usually sets CNTL_3_UNKNOWN to the end of the program and 292 // CNTL_1_UNKNOWN points to instruction where last write to position takes place. 293 // Most likely this is used to ignore rest of the program in cases where group of verts arent visible. 294 // For some reason this "section" is sometimes accepted other instruction that have 295 // no relationship with position calculations. 296 */ 297 #define R300_VAP_PVS_CNTL_1 0x22D0 298 # define R300_PVS_CNTL_1_PROGRAM_START_SHIFT 0 299 # define R300_PVS_CNTL_1_POS_END_SHIFT 10 300 # define R300_PVS_CNTL_1_PROGRAM_END_SHIFT 20 301 /* Addresses are relative the the vertex program parameters area. */ 302 #define R300_VAP_PVS_CNTL_2 0x22D4 303 # define R300_PVS_CNTL_2_PARAM_OFFSET_SHIFT 0 304 # define R300_PVS_CNTL_2_PARAM_COUNT_SHIFT 16 305 #define R300_VAP_PVS_CNTL_3 0x22D8 306 # define R300_PVS_CNTL_3_PROGRAM_UNKNOWN_SHIFT 10 307 # define R300_PVS_CNTL_3_PROGRAM_UNKNOWN2_SHIFT 0 308 309 /* The entire range from 0x2300 to 0x2AC inclusive seems to be used for 310 // immediate vertices */ 311 #define R300_VAP_VTX_COLOR_R 0x2464 312 #define R300_VAP_VTX_COLOR_G 0x2468 313 #define R300_VAP_VTX_COLOR_B 0x246C 314 #define R300_VAP_VTX_POS_0_X_1 0x2490 /* used for glVertex2*() */ 315 #define R300_VAP_VTX_POS_0_Y_1 0x2494 316 #define R300_VAP_VTX_COLOR_PKD 0x249C /* RGBA */ 317 #define R300_VAP_VTX_POS_0_X_2 0x24A0 /* used for glVertex3*() */ 318 #define R300_VAP_VTX_POS_0_Y_2 0x24A4 319 #define R300_VAP_VTX_POS_0_Z_2 0x24A8 320 #define R300_VAP_VTX_END_OF_PKT 0x24AC /* write 0 to indicate end of packet? */ 321 322 /* gap */ 323 324 /* These are values from r300_reg/r300_reg.h - they are known to be correct 325 and are here so we can use one register file instead of several 326 - Vladimir */ 327 #define R300_GB_VAP_RASTER_VTX_FMT_0 0x4000 328 # define R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT (1<<0) 329 # define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT (1<<1) 330 # define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT (1<<2) 331 # define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT (1<<3) 332 # define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT (1<<4) 333 # define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE (0xf<<5) 334 # define R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT (0x1<<16) 335 336 #define R300_GB_VAP_RASTER_VTX_FMT_1 0x4004 337 /* each of the following is 3 bits wide, specifies number 338 of components */ 339 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT 0 340 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT 3 341 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT 6 342 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT 9 343 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT 12 344 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT 15 345 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT 18 346 # define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT 21 347 348 /* UNK30 seems to enables point to quad transformation on textures 349 (or something closely related to that). 350 This bit is rather fatal at the time being due to lackings at pixel shader side */ 351 #define R300_GB_ENABLE 0x4008 352 # define R300_GB_POINT_STUFF_ENABLE (1<<0) 353 # define R300_GB_LINE_STUFF_ENABLE (1<<1) 354 # define R300_GB_TRIANGLE_STUFF_ENABLE (1<<2) 355 # define R300_GB_STENCIL_AUTO_ENABLE (1<<4) 356 # define R300_GB_UNK30 (1<<30) 357 /* each of the following is 2 bits wide */ 358 #define R300_GB_TEX_REPLICATE 0 359 #define R300_GB_TEX_ST 1 360 #define R300_GB_TEX_STR 2 361 # define R300_GB_TEX0_SOURCE_SHIFT 16 362 # define R300_GB_TEX1_SOURCE_SHIFT 18 363 # define R300_GB_TEX2_SOURCE_SHIFT 20 364 # define R300_GB_TEX3_SOURCE_SHIFT 22 365 # define R300_GB_TEX4_SOURCE_SHIFT 24 366 # define R300_GB_TEX5_SOURCE_SHIFT 26 367 # define R300_GB_TEX6_SOURCE_SHIFT 28 368 # define R300_GB_TEX7_SOURCE_SHIFT 30 369 370 /* MSPOS - positions for multisample antialiasing (?) */ 371 #define R300_GB_MSPOS0 0x4010 372 /* shifts - each of the fields is 4 bits */ 373 # define R300_GB_MSPOS0__MS_X0_SHIFT 0 374 # define R300_GB_MSPOS0__MS_Y0_SHIFT 4 375 # define R300_GB_MSPOS0__MS_X1_SHIFT 8 376 # define R300_GB_MSPOS0__MS_Y1_SHIFT 12 377 # define R300_GB_MSPOS0__MS_X2_SHIFT 16 378 # define R300_GB_MSPOS0__MS_Y2_SHIFT 20 379 # define R300_GB_MSPOS0__MSBD0_Y 24 380 # define R300_GB_MSPOS0__MSBD0_X 28 381 382 #define R300_GB_MSPOS1 0x4014 383 # define R300_GB_MSPOS1__MS_X3_SHIFT 0 384 # define R300_GB_MSPOS1__MS_Y3_SHIFT 4 385 # define R300_GB_MSPOS1__MS_X4_SHIFT 8 386 # define R300_GB_MSPOS1__MS_Y4_SHIFT 12 387 # define R300_GB_MSPOS1__MS_X5_SHIFT 16 388 # define R300_GB_MSPOS1__MS_Y5_SHIFT 20 389 # define R300_GB_MSPOS1__MSBD1 24 390 391 392 #define R300_GB_TILE_CONFIG 0x4018 393 # define R300_GB_TILE_ENABLE (1<<0) 394 # define R300_GB_TILE_PIPE_COUNT_RV300 0 395 # define R300_GB_TILE_PIPE_COUNT_R300 (3<<1) 396 # define R300_GB_TILE_PIPE_COUNT_R420 (7<<1) 397 # define R300_GB_TILE_SIZE_8 0 398 # define R300_GB_TILE_SIZE_16 (1<<4) 399 # define R300_GB_TILE_SIZE_32 (2<<4) 400 # define R300_GB_SUPER_SIZE_1 (0<<6) 401 # define R300_GB_SUPER_SIZE_2 (1<<6) 402 # define R300_GB_SUPER_SIZE_4 (2<<6) 403 # define R300_GB_SUPER_SIZE_8 (3<<6) 404 # define R300_GB_SUPER_SIZE_16 (4<<6) 405 # define R300_GB_SUPER_SIZE_32 (5<<6) 406 # define R300_GB_SUPER_SIZE_64 (6<<6) 407 # define R300_GB_SUPER_SIZE_128 (7<<6) 408 # define R300_GB_SUPER_X_SHIFT 9 /* 3 bits wide */ 409 # define R300_GB_SUPER_Y_SHIFT 12 /* 3 bits wide */ 410 # define R300_GB_SUPER_TILE_A 0 411 # define R300_GB_SUPER_TILE_B (1<<15) 412 # define R300_GB_SUBPIXEL_1_12 0 413 # define R300_GB_SUBPIXEL_1_16 (1<<16) 414 415 #define R300_GB_FIFO_SIZE 0x4024 416 /* each of the following is 2 bits wide */ 417 #define R300_GB_FIFO_SIZE_32 0 418 #define R300_GB_FIFO_SIZE_64 1 419 #define R300_GB_FIFO_SIZE_128 2 420 #define R300_GB_FIFO_SIZE_256 3 421 # define R300_SC_IFIFO_SIZE_SHIFT 0 422 # define R300_SC_TZFIFO_SIZE_SHIFT 2 423 # define R300_SC_BFIFO_SIZE_SHIFT 4 424 425 # define R300_US_OFIFO_SIZE_SHIFT 12 426 # define R300_US_WFIFO_SIZE_SHIFT 14 427 /* the following use the same constants as above, but meaning is 428 is times 2 (i.e. instead of 32 words it means 64 */ 429 # define R300_RS_TFIFO_SIZE_SHIFT 6 430 # define R300_RS_CFIFO_SIZE_SHIFT 8 431 # define R300_US_RAM_SIZE_SHIFT 10 432 /* watermarks, 3 bits wide */ 433 # define R300_RS_HIGHWATER_COL_SHIFT 16 434 # define R300_RS_HIGHWATER_TEX_SHIFT 19 435 # define R300_OFIFO_HIGHWATER_SHIFT 22 /* two bits only */ 436 # define R300_CUBE_FIFO_HIGHWATER_COL_SHIFT 24 437 438 #define R300_GB_SELECT 0x401C 439 # define R300_GB_FOG_SELECT_C0A 0 440 # define R300_GB_FOG_SELECT_C1A 1 441 # define R300_GB_FOG_SELECT_C2A 2 442 # define R300_GB_FOG_SELECT_C3A 3 443 # define R300_GB_FOG_SELECT_1_1_W 4 444 # define R300_GB_FOG_SELECT_Z 5 445 # define R300_GB_DEPTH_SELECT_Z 0 446 # define R300_GB_DEPTH_SELECT_1_1_W (1<<3) 447 # define R300_GB_W_SELECT_1_W 0 448 # define R300_GB_W_SELECT_1 (1<<4) 449 450 #define R300_GB_AA_CONFIG 0x4020 451 # define R300_AA_ENABLE 0x01 452 # define R300_AA_SUBSAMPLES_2 0 453 # define R300_AA_SUBSAMPLES_3 (1<<1) 454 # define R300_AA_SUBSAMPLES_4 (2<<1) 455 # define R300_AA_SUBSAMPLES_6 (3<<1) 456 457 /* END */ 458 459 /* gap */ 460 /* Zero to flush caches. */ 461 #define R300_TX_CNTL 0x4100 462 463 /* The upper enable bits are guessed, based on fglrx reported limits. */ 464 #define R300_TX_ENABLE 0x4104 465 # define R300_TX_ENABLE_0 (1 << 0) 466 # define R300_TX_ENABLE_1 (1 << 1) 467 # define R300_TX_ENABLE_2 (1 << 2) 468 # define R300_TX_ENABLE_3 (1 << 3) 469 # define R300_TX_ENABLE_4 (1 << 4) 470 # define R300_TX_ENABLE_5 (1 << 5) 471 # define R300_TX_ENABLE_6 (1 << 6) 472 # define R300_TX_ENABLE_7 (1 << 7) 473 # define R300_TX_ENABLE_8 (1 << 8) 474 # define R300_TX_ENABLE_9 (1 << 9) 475 # define R300_TX_ENABLE_10 (1 << 10) 476 # define R300_TX_ENABLE_11 (1 << 11) 477 # define R300_TX_ENABLE_12 (1 << 12) 478 # define R300_TX_ENABLE_13 (1 << 13) 479 # define R300_TX_ENABLE_14 (1 << 14) 480 # define R300_TX_ENABLE_15 (1 << 15) 481 482 /* The pointsize is given in multiples of 6. The pointsize can be 483 // enormous: Clear() renders a single point that fills the entire 484 // framebuffer. */ 485 #define R300_RE_POINTSIZE 0x421C 486 # define R300_POINTSIZE_Y_SHIFT 0 487 # define R300_POINTSIZE_Y_MASK (0xFFFF << 0) /* GUESS */ 488 # define R300_POINTSIZE_X_SHIFT 16 489 # define R300_POINTSIZE_X_MASK (0xFFFF << 16) /* GUESS */ 490 # define R300_POINTSIZE_MAX (R300_POINTSIZE_Y_MASK / 6) 491 492 /* The line width is given in multiples of 6. 493 In default mode lines are classified as vertical lines. 494 HO: horizontal 495 VE: vertical or horizontal 496 HO & VE: no classification 497 */ 498 #define R300_RE_LINE_CNT 0x4234 499 # define R300_LINESIZE_SHIFT 0 500 # define R300_LINESIZE_MASK (0xFFFF << 0) /* GUESS */ 501 # define R300_LINESIZE_MAX (R300_LINESIZE_MASK / 6) 502 # define R300_LINE_CNT_HO (1 << 16) 503 # define R300_LINE_CNT_VE (1 << 17) 504 505 /* Some sort of scale or clamp value for texcoordless textures. */ 506 #define R300_RE_UNK4238 0x4238 507 508 #define R300_RE_SHADE_MODEL 0x4278 509 # define R300_RE_SHADE_MODEL_SMOOTH 0x3aaaa 510 # define R300_RE_SHADE_MODEL_FLAT 0x39595 511 512 /* Dangerous */ 513 #define R300_RE_POLYGON_MODE 0x4288 514 # define R300_PM_ENABLED (1 << 0) 515 # define R300_PM_FRONT_POINT (0 << 0) 516 # define R300_PM_BACK_POINT (0 << 0) 517 # define R300_PM_FRONT_LINE (1 << 4) 518 # define R300_PM_FRONT_FILL (1 << 5) 519 # define R300_PM_BACK_LINE (1 << 7) 520 # define R300_PM_BACK_FILL (1 << 8) 521 522 /* Not sure why there are duplicate of factor and constant values. 523 My best guess so far is that there are seperate zbiases for test and write. 524 Ordering might be wrong. 525 Some of the tests indicate that fgl has a fallback implementation of zbias 526 via pixel shaders. */ 527 #define R300_RE_ZBIAS_T_FACTOR 0x42A4 528 #define R300_RE_ZBIAS_T_CONSTANT 0x42A8 529 #define R300_RE_ZBIAS_W_FACTOR 0x42AC 530 #define R300_RE_ZBIAS_W_CONSTANT 0x42B0 531 532 /* This register needs to be set to (1<<1) for RV350 to correctly 533 perform depth test (see --vb-triangles in r300_demo) 534 Don't know about other chips. - Vladimir 535 This is set to 3 when GL_POLYGON_OFFSET_FILL is on. 536 My guess is that there are two bits for each zbias primitive (FILL, LINE, POINT). 537 One to enable depth test and one for depth write. 538 Yet this doesnt explain why depth writes work ... 539 */ 540 #define R300_RE_OCCLUSION_CNTL 0x42B4 541 # define R300_OCCLUSION_ON (1<<1) 542 543 #define R300_RE_CULL_CNTL 0x42B8 544 # define R300_CULL_FRONT (1 << 0) 545 # define R300_CULL_BACK (1 << 1) 546 # define R300_FRONT_FACE_CCW (0 << 2) 547 # define R300_FRONT_FACE_CW (1 << 2) 548 549 550 /* BEGIN: Rasterization / Interpolators - many guesses 551 // 0_UNKNOWN_18 has always been set except for clear operations. 552 // TC_CNT is the number of incoming texture coordinate sets (i.e. it depends 553 // on the vertex program, *not* the fragment program) */ 554 #define R300_RS_CNTL_0 0x4300 555 # define R300_RS_CNTL_TC_CNT_SHIFT 2 556 # define R300_RS_CNTL_TC_CNT_MASK (7 << 2) 557 # define R300_RS_CNTL_CI_CNT_SHIFT 7 /* number of color interpolators used */ 558 # define R300_RS_CNTL_0_UNKNOWN_18 (1 << 18) 559 /* Guess: RS_CNTL_1 holds the index of the highest used RS_ROUTE_n register. */ 560 #define R300_RS_CNTL_1 0x4304 561 562 /* gap */ 563 /* Only used for texture coordinates. 564 // Use the source field to route texture coordinate input from the vertex program 565 // to the desired interpolator. Note that the source field is relative to the 566 // outputs the vertex program *actually* writes. If a vertex program only writes 567 // texcoord[1], this will be source index 0. 568 // Set INTERP_USED on all interpolators that produce data used by the 569 // fragment program. INTERP_USED looks like a swizzling mask, but 570 // I haven't seen it used that way. 571 // 572 // Note: The _UNKNOWN constants are always set in their respective register. 573 // I don't know if this is necessary. */ 574 #define R300_RS_INTERP_0 0x4310 575 #define R300_RS_INTERP_1 0x4314 576 # define R300_RS_INTERP_1_UNKNOWN 0x40 577 #define R300_RS_INTERP_2 0x4318 578 # define R300_RS_INTERP_2_UNKNOWN 0x80 579 #define R300_RS_INTERP_3 0x431C 580 # define R300_RS_INTERP_3_UNKNOWN 0xC0 581 #define R300_RS_INTERP_4 0x4320 582 #define R300_RS_INTERP_5 0x4324 583 #define R300_RS_INTERP_6 0x4328 584 #define R300_RS_INTERP_7 0x432C 585 # define R300_RS_INTERP_SRC_SHIFT 2 586 # define R300_RS_INTERP_SRC_MASK (7 << 2) 587 # define R300_RS_INTERP_USED 0x00D10000 588 589 /* These DWORDs control how vertex data is routed into fragment program 590 // registers, after interpolators. */ 591 #define R300_RS_ROUTE_0 0x4330 592 #define R300_RS_ROUTE_1 0x4334 593 #define R300_RS_ROUTE_2 0x4338 594 #define R300_RS_ROUTE_3 0x433C /* GUESS */ 595 #define R300_RS_ROUTE_4 0x4340 /* GUESS */ 596 #define R300_RS_ROUTE_5 0x4344 /* GUESS */ 597 #define R300_RS_ROUTE_6 0x4348 /* GUESS */ 598 #define R300_RS_ROUTE_7 0x434C /* GUESS */ 599 # define R300_RS_ROUTE_SOURCE_INTERP_0 0 600 # define R300_RS_ROUTE_SOURCE_INTERP_1 1 601 # define R300_RS_ROUTE_SOURCE_INTERP_2 2 602 # define R300_RS_ROUTE_SOURCE_INTERP_3 3 603 # define R300_RS_ROUTE_SOURCE_INTERP_4 4 604 # define R300_RS_ROUTE_SOURCE_INTERP_5 5 /* GUESS */ 605 # define R300_RS_ROUTE_SOURCE_INTERP_6 6 /* GUESS */ 606 # define R300_RS_ROUTE_SOURCE_INTERP_7 7 /* GUESS */ 607 # define R300_RS_ROUTE_ENABLE (1 << 3) /* GUESS */ 608 # define R300_RS_ROUTE_DEST_SHIFT 6 609 # define R300_RS_ROUTE_DEST_MASK (31 << 6) /* GUESS */ 610 611 /* Special handling for color: When the fragment program uses color, 612 // the ROUTE_0_COLOR bit is set and ROUTE_0_COLOR_DEST contains the 613 // color register index. */ 614 # define R300_RS_ROUTE_0_COLOR (1 << 14) 615 # define R300_RS_ROUTE_0_COLOR_DEST_SHIFT 17 616 # define R300_RS_ROUTE_0_COLOR_DEST_MASK (31 << 17) /* GUESS */ 617 /* As above, but for secondary color */ 618 # define R300_RS_ROUTE_1_COLOR1 (1 << 14) 619 # define R300_RS_ROUTE_1_COLOR1_DEST_SHIFT 17 620 # define R300_RS_ROUTE_1_COLOR1_DEST_MASK (31 << 17) 621 # define R300_RS_ROUTE_1_UNKNOWN11 (1 << 11) 622 /* END */ 623 624 /* BEGIN: Scissors and cliprects 625 // There are four clipping rectangles. Their corner coordinates are inclusive. 626 // Every pixel is assigned a number from 0 and 15 by setting bits 0-3 depending 627 // on whether the pixel is inside cliprects 0-3, respectively. For example, 628 // if a pixel is inside cliprects 0 and 1, but outside 2 and 3, it is assigned 629 // the number 3 (binary 0011). 630 // Iff the bit corresponding to the pixel's number in RE_CLIPRECT_CNTL is set, 631 // the pixel is rasterized. 632 // 633 // In addition to this, there is a scissors rectangle. Only pixels inside the 634 // scissors rectangle are drawn. (coordinates are inclusive) 635 // 636 // For some reason, the top-left corner of the framebuffer is at (1440, 1440) 637 // for the purpose of clipping and scissors. */ 638 #define R300_RE_CLIPRECT_TL_0 0x43B0 639 #define R300_RE_CLIPRECT_BR_0 0x43B4 640 #define R300_RE_CLIPRECT_TL_1 0x43B8 641 #define R300_RE_CLIPRECT_BR_1 0x43BC 642 #define R300_RE_CLIPRECT_TL_2 0x43C0 643 #define R300_RE_CLIPRECT_BR_2 0x43C4 644 #define R300_RE_CLIPRECT_TL_3 0x43C8 645 #define R300_RE_CLIPRECT_BR_3 0x43CC 646 # define R300_CLIPRECT_OFFSET 1440 647 # define R300_CLIPRECT_MASK 0x1FFF 648 # define R300_CLIPRECT_X_SHIFT 0 649 # define R300_CLIPRECT_X_MASK (0x1FFF << 0) 650 # define R300_CLIPRECT_Y_SHIFT 13 651 # define R300_CLIPRECT_Y_MASK (0x1FFF << 13) 652 #define R300_RE_CLIPRECT_CNTL 0x43D0 653 # define R300_CLIP_OUT (1 << 0) 654 # define R300_CLIP_0 (1 << 1) 655 # define R300_CLIP_1 (1 << 2) 656 # define R300_CLIP_10 (1 << 3) 657 # define R300_CLIP_2 (1 << 4) 658 # define R300_CLIP_20 (1 << 5) 659 # define R300_CLIP_21 (1 << 6) 660 # define R300_CLIP_210 (1 << 7) 661 # define R300_CLIP_3 (1 << 8) 662 # define R300_CLIP_30 (1 << 9) 663 # define R300_CLIP_31 (1 << 10) 664 # define R300_CLIP_310 (1 << 11) 665 # define R300_CLIP_32 (1 << 12) 666 # define R300_CLIP_320 (1 << 13) 667 # define R300_CLIP_321 (1 << 14) 668 # define R300_CLIP_3210 (1 << 15) 669 670 /* gap */ 671 #define R300_RE_SCISSORS_TL 0x43E0 672 #define R300_RE_SCISSORS_BR 0x43E4 673 # define R300_SCISSORS_OFFSET 1440 674 # define R300_SCISSORS_X_SHIFT 0 675 # define R300_SCISSORS_X_MASK (0x1FFF << 0) 676 # define R300_SCISSORS_Y_SHIFT 13 677 # define R300_SCISSORS_Y_MASK (0x1FFF << 13) 678 /* END */ 679 680 /* BEGIN: Texture specification 681 // The texture specification dwords are grouped by meaning and not by texture unit. 682 // This means that e.g. the offset for texture image unit N is found in register 683 // TX_OFFSET_0 + (4*N) */ 684 #define R300_TX_FILTER_0 0x4400 685 # define R300_TX_REPEAT 0 686 # define R300_TX_MIRRORED 1 687 # define R300_TX_CLAMP 4 688 # define R300_TX_CLAMP_TO_EDGE 2 689 # define R300_TX_CLAMP_TO_BORDER 6 690 # define R300_TX_WRAP_S_SHIFT 0 691 # define R300_TX_WRAP_S_MASK (7 << 0) 692 # define R300_TX_WRAP_T_SHIFT 3 693 # define R300_TX_WRAP_T_MASK (7 << 3) 694 # define R300_TX_WRAP_Q_SHIFT 6 695 # define R300_TX_WRAP_Q_MASK (7 << 6) 696 # define R300_TX_MAG_FILTER_NEAREST (1 << 9) 697 # define R300_TX_MAG_FILTER_LINEAR (2 << 9) 698 # define R300_TX_MAG_FILTER_MASK (3 << 9) 699 # define R300_TX_MIN_FILTER_NEAREST (1 << 11) 700 # define R300_TX_MIN_FILTER_LINEAR (2 << 11) 701 # define R300_TX_MIN_FILTER_NEAREST_MIP_NEAREST (5 << 11) 702 # define R300_TX_MIN_FILTER_NEAREST_MIP_LINEAR (9 << 11) 703 # define R300_TX_MIN_FILTER_LINEAR_MIP_NEAREST (6 << 11) 704 # define R300_TX_MIN_FILTER_LINEAR_MIP_LINEAR (10 << 11) 705 706 /* NOTE: NEAREST doesnt seem to exist. 707 Im not seting MAG_FILTER_MASK and (3 << 11) on for all 708 anisotropy modes because that would void selected mag filter */ 709 # define R300_TX_MIN_FILTER_ANISO_NEAREST ((0 << 13) /*|R300_TX_MAG_FILTER_MASK|(3<<11)*/) 710 # define R300_TX_MIN_FILTER_ANISO_LINEAR ((0 << 13) /*|R300_TX_MAG_FILTER_MASK|(3<<11)*/) 711 # define R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST ((1 << 13) /*|R300_TX_MAG_FILTER_MASK|(3<<11)*/) 712 # define R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR ((2 << 13) /*|R300_TX_MAG_FILTER_MASK|(3<<11)*/) 713 # define R300_TX_MIN_FILTER_MASK ( (15 << 11) | (3 << 13) ) 714 # define R300_TX_MAX_ANISO_1_TO_1 (0 << 21) 715 # define R300_TX_MAX_ANISO_2_TO_1 (2 << 21) 716 # define R300_TX_MAX_ANISO_4_TO_1 (4 << 21) 717 # define R300_TX_MAX_ANISO_8_TO_1 (6 << 21) 718 # define R300_TX_MAX_ANISO_16_TO_1 (8 << 21) 719 # define R300_TX_MAX_ANISO_MASK (14 << 21) 720 721 #define R300_TX_FILTER1_0 0x4440 722 # define R300_CHROMA_KEY_MODE_DISABLE 0 723 # define R300_CHROMA_KEY_FORCE 1 724 # define R300_CHROMA_KEY_BLEND 2 725 # define R300_MC_ROUND_NORMAL (0<<2) 726 # define R300_MC_ROUND_MPEG4 (1<<2) 727 # define R300_LOD_BIAS_MASK 0x1fff 728 # define R300_EDGE_ANISO_EDGE_DIAG (0<<13) 729 # define R300_EDGE_ANISO_EDGE_ONLY (1<<13) 730 # define R300_MC_COORD_TRUNCATE_DISABLE (0<<14) 731 # define R300_MC_COORD_TRUNCATE_MPEG (1<<14) 732 # define R300_TX_TRI_PERF_0_8 (0<<15) 733 # define R300_TX_TRI_PERF_1_8 (1<<15) 734 # define R300_TX_TRI_PERF_1_4 (2<<15) 735 # define R300_TX_TRI_PERF_3_8 (3<<15) 736 # define R300_ANISO_THRESHOLD_MASK (7<<17) 737 738 #define R300_TX_SIZE_0 0x4480 739 # define R300_TX_WIDTHMASK_SHIFT 0 740 # define R300_TX_WIDTHMASK_MASK (2047 << 0) 741 # define R300_TX_HEIGHTMASK_SHIFT 11 742 # define R300_TX_HEIGHTMASK_MASK (2047 << 11) 743 # define R300_TX_UNK23 (1 << 23) 744 # define R300_TX_SIZE_SHIFT 26 /* largest of width, height */ 745 # define R300_TX_SIZE_MASK (15 << 26) 746 # define R300_TX_SIZE_PROJECTED (1<<30) 747 # define R300_TX_SIZE_TXPITCH_EN (1<<31) 748 #define R300_TX_FORMAT_0 0x44C0 749 /* The interpretation of the format word by Wladimir van der Laan */ 750 /* The X, Y, Z and W refer to the layout of the components. 751 They are given meanings as R, G, B and Alpha by the swizzle 752 specification */ 753 # define R300_TX_FORMAT_X8 0x0 754 # define R300_TX_FORMAT_X16 0x1 755 # define R300_TX_FORMAT_Y4X4 0x2 756 # define R300_TX_FORMAT_Y8X8 0x3 757 # define R300_TX_FORMAT_Y16X16 0x4 758 # define R300_TX_FORMAT_Z3Y3X2 0x5 759 # define R300_TX_FORMAT_Z5Y6X5 0x6 760 # define R300_TX_FORMAT_Z6Y5X5 0x7 761 # define R300_TX_FORMAT_Z11Y11X10 0x8 762 # define R300_TX_FORMAT_Z10Y11X11 0x9 763 # define R300_TX_FORMAT_W4Z4Y4X4 0xA 764 # define R300_TX_FORMAT_W1Z5Y5X5 0xB 765 # define R300_TX_FORMAT_W8Z8Y8X8 0xC 766 # define R300_TX_FORMAT_W2Z10Y10X10 0xD 767 # define R300_TX_FORMAT_W16Z16Y16X16 0xE 768 # define R300_TX_FORMAT_DXT1 0xF 769 # define R300_TX_FORMAT_DXT3 0x10 770 # define R300_TX_FORMAT_DXT5 0x11 771 # define R300_TX_FORMAT_D3DMFT_CxV8U8 0x12 /* no swizzle */ 772 # define R300_TX_FORMAT_A8R8G8B8 0x13 /* no swizzle */ 773 # define R300_TX_FORMAT_B8G8_B8G8 0x14 /* no swizzle */ 774 # define R300_TX_FORMAT_G8R8_G8B8 0x15 /* no swizzle */ 775 /* 0x16 - some 16 bit green format.. ?? */ 776 # define R300_TX_FORMAT_UNK25 (1 << 25) /* no swizzle */ 777 # define R300_TX_FORMAT_CUBIC_MAP (1 << 26) 778 779 /* gap */ 780 /* Floating point formats */ 781 /* Note - hardware supports both 16 and 32 bit floating point */ 782 # define R300_TX_FORMAT_FL_I16 0x18 783 # define R300_TX_FORMAT_FL_I16A16 0x19 784 # define R300_TX_FORMAT_FL_R16G16B16A16 0x1A 785 # define R300_TX_FORMAT_FL_I32 0x1B 786 # define R300_TX_FORMAT_FL_I32A32 0x1C 787 # define R300_TX_FORMAT_FL_R32G32B32A32 0x1D 788 /* alpha modes, convenience mostly */ 789 /* if you have alpha, pick constant appropriate to the 790 number of channels (1 for I8, 2 for I8A8, 4 for R8G8B8A8, etc */ 791 # define R300_TX_FORMAT_ALPHA_1CH 0x000 792 # define R300_TX_FORMAT_ALPHA_2CH 0x200 793 # define R300_TX_FORMAT_ALPHA_4CH 0x600 794 # define R300_TX_FORMAT_ALPHA_NONE 0xA00 795 /* Swizzling */ 796 /* constants */ 797 # define R300_TX_FORMAT_X 0 798 # define R300_TX_FORMAT_Y 1 799 # define R300_TX_FORMAT_Z 2 800 # define R300_TX_FORMAT_W 3 801 # define R300_TX_FORMAT_ZERO 4 802 # define R300_TX_FORMAT_ONE 5 803 # define R300_TX_FORMAT_CUT_Z 6 /* 2.0*Z, everything above 1.0 is set to 0.0 */ 804 # define R300_TX_FORMAT_CUT_W 7 /* 2.0*W, everything above 1.0 is set to 0.0 */ 805 806 # define R300_TX_FORMAT_B_SHIFT 18 807 # define R300_TX_FORMAT_G_SHIFT 15 808 # define R300_TX_FORMAT_R_SHIFT 12 809 # define R300_TX_FORMAT_A_SHIFT 9 810 /* Convenience macro to take care of layout and swizzling */ 811 # define R300_EASY_TX_FORMAT(B, G, R, A, FMT) (\ 812 ((R300_TX_FORMAT_##B)<<R300_TX_FORMAT_B_SHIFT) \ 813 | ((R300_TX_FORMAT_##G)<<R300_TX_FORMAT_G_SHIFT) \ 814 | ((R300_TX_FORMAT_##R)<<R300_TX_FORMAT_R_SHIFT) \ 815 | ((R300_TX_FORMAT_##A)<<R300_TX_FORMAT_A_SHIFT) \ 816 | (R300_TX_FORMAT_##FMT) \ 817 ) 818 /* These can be ORed with result of R300_EASY_TX_FORMAT() */ 819 /* We don't really know what they do. Take values from a constant color ? */ 820 # define R300_TX_FORMAT_CONST_X (1<<5) 821 # define R300_TX_FORMAT_CONST_Y (2<<5) 822 # define R300_TX_FORMAT_CONST_Z (4<<5) 823 # define R300_TX_FORMAT_CONST_W (8<<5) 824 825 # define R300_TX_FORMAT_YUV_MODE 0x00800000 826 827 #define R300_TX_PITCH_0 0x4500 /* obvious missing in gap */ 828 #define R300_TX_OFFSET_0 0x4540 829 /* BEGIN: Guess from R200 */ 830 # define R300_TXO_ENDIAN_NO_SWAP (0 << 0) 831 # define R300_TXO_ENDIAN_BYTE_SWAP (1 << 0) 832 # define R300_TXO_ENDIAN_WORD_SWAP (2 << 0) 833 # define R300_TXO_ENDIAN_HALFDW_SWAP (3 << 0) 834 # define R300_TXO_MACRO_TILE (1 << 2) 835 # define R300_TXO_MICRO_TILE (1 << 3) 836 # define R300_TXO_OFFSET_MASK 0xffffffe0 837 # define R300_TXO_OFFSET_SHIFT 5 838 /* END */ 839 #define R300_TX_CHROMA_KEY_0 0x4580 /* 32 bit chroma key */ 840 #define R300_TX_BORDER_COLOR_0 0x45C0 //ff00ff00 == { 0, 1.0, 0, 1.0 } 841 842 /* END */ 843 844 /* BEGIN: Fragment program instruction set 845 // Fragment programs are written directly into register space. 846 // There are separate instruction streams for texture instructions and ALU 847 // instructions. 848 // In order to synchronize these streams, the program is divided into up 849 // to 4 nodes. Each node begins with a number of TEX operations, followed 850 // by a number of ALU operations. 851 // The first node can have zero TEX ops, all subsequent nodes must have at least 852 // one TEX ops. 853 // All nodes must have at least one ALU op. 854 // 855 // The index of the last node is stored in PFS_CNTL_0: A value of 0 means 856 // 1 node, a value of 3 means 4 nodes. 857 // The total amount of instructions is defined in PFS_CNTL_2. The offsets are 858 // offsets into the respective instruction streams, while *_END points to the 859 // last instruction relative to this offset. */ 860 #define R300_PFS_CNTL_0 0x4600 861 # define R300_PFS_CNTL_LAST_NODES_SHIFT 0 862 # define R300_PFS_CNTL_LAST_NODES_MASK (3 << 0) 863 # define R300_PFS_CNTL_FIRST_NODE_HAS_TEX (1 << 3) 864 #define R300_PFS_CNTL_1 0x4604 865 /* There is an unshifted value here which has so far always been equal to the 866 // index of the highest used temporary register. */ 867 #define R300_PFS_CNTL_2 0x4608 868 # define R300_PFS_CNTL_ALU_OFFSET_SHIFT 0 869 # define R300_PFS_CNTL_ALU_OFFSET_MASK (63 << 0) 870 # define R300_PFS_CNTL_ALU_END_SHIFT 6 871 # define R300_PFS_CNTL_ALU_END_MASK (63 << 0) 872 # define R300_PFS_CNTL_TEX_OFFSET_SHIFT 12 873 # define R300_PFS_CNTL_TEX_OFFSET_MASK (31 << 12) /* GUESS */ 874 # define R300_PFS_CNTL_TEX_END_SHIFT 18 875 # define R300_PFS_CNTL_TEX_END_MASK (31 << 18) /* GUESS */ 876 877 /* gap */ 878 /* Nodes are stored backwards. The last active node is always stored in 879 // PFS_NODE_3. 880 // Example: In a 2-node program, NODE_0 and NODE_1 are set to 0. The 881 // first node is stored in NODE_2, the second node is stored in NODE_3. 882 // 883 // Offsets are relative to the master offset from PFS_CNTL_2. 884 // LAST_NODE is set for the last node, and only for the last node. */ 885 #define R300_PFS_NODE_0 0x4610 886 #define R300_PFS_NODE_1 0x4614 887 #define R300_PFS_NODE_2 0x4618 888 #define R300_PFS_NODE_3 0x461C 889 # define R300_PFS_NODE_ALU_OFFSET_SHIFT 0 890 # define R300_PFS_NODE_ALU_OFFSET_MASK (63 << 0) 891 # define R300_PFS_NODE_ALU_END_SHIFT 6 892 # define R300_PFS_NODE_ALU_END_MASK (63 << 6) 893 # define R300_PFS_NODE_TEX_OFFSET_SHIFT 12 894 # define R300_PFS_NODE_TEX_OFFSET_MASK (31 << 12) 895 # define R300_PFS_NODE_TEX_END_SHIFT 17 896 # define R300_PFS_NODE_TEX_END_MASK (31 << 17) 897 /*# define R300_PFS_NODE_LAST_NODE (1 << 22) */ 898 # define R300_PFS_NODE_OUTPUT_COLOR (1 << 22) 899 # define R300_PFS_NODE_OUTPUT_DEPTH (1 << 23) 900 901 /* TEX 902 // As far as I can tell, texture instructions cannot write into output 903 // registers directly. A subsequent ALU instruction is always necessary, 904 // even if it's just MAD o0, r0, 1, 0 */ 905 #define R300_PFS_TEXI_0 0x4620 906 # define R300_FPITX_SRC_SHIFT 0 907 # define R300_FPITX_SRC_MASK (31 << 0) 908 # define R300_FPITX_SRC_CONST (1 << 5) /* GUESS */ 909 # define R300_FPITX_DST_SHIFT 6 910 # define R300_FPITX_DST_MASK (31 << 6) 911 # define R300_FPITX_IMAGE_SHIFT 11 912 # define R300_FPITX_IMAGE_MASK (15 << 11) /* GUESS based on layout and native limits */ 913 /* Unsure if these are opcodes, or some kind of bitfield, but this is how 914 * they were set when I checked 915 */ 916 # define R300_FPITX_OPCODE_SHIFT 15 917 # define R300_FPITX_OP_TEX 1 918 # define R300_FPITX_OP_KIL 2 919 # define R300_FPITX_OP_TXP 3 920 # define R300_FPITX_OP_TXB 4 921 922 /* ALU 923 // The ALU instructions register blocks are enumerated according to the order 924 // in which fglrx. I assume there is space for 64 instructions, since 925 // each block has space for a maximum of 64 DWORDs, and this matches reported 926 // native limits. 927 // 928 // The basic functional block seems to be one MAD for each color and alpha, 929 // and an adder that adds all components after the MUL. 930 // - ADD, MUL, MAD etc.: use MAD with appropriate neutral operands 931 // - DP4: Use OUTC_DP4, OUTA_DP4 932 // - DP3: Use OUTC_DP3, OUTA_DP4, appropriate alpha operands 933 // - DPH: Use OUTC_DP4, OUTA_DP4, appropriate alpha operands 934 // - CMP: If ARG2 < 0, return ARG1, else return ARG0 935 // - FLR: use FRC+MAD 936 // - XPD: use MAD+MAD 937 // - SGE, SLT: use MAD+CMP 938 // - RSQ: use ABS modifier for argument 939 // - Use OUTC_REPL_ALPHA to write results of an alpha-only operation (e.g. RCP) 940 // into color register 941 // - apparently, there's no quick DST operation 942 // - fglrx set FPI2_UNKNOWN_31 on a "MAD fragment.color, tmp0, tmp1, tmp2" 943 // - fglrx set FPI2_UNKNOWN_31 on a "MAX r2, r1, c0" 944 // - fglrx once set FPI0_UNKNOWN_31 on a "FRC r1, r1" 945 // 946 // Operand selection 947 // First stage selects three sources from the available registers and 948 // constant parameters. This is defined in INSTR1 (color) and INSTR3 (alpha). 949 // fglrx sorts the three source fields: Registers before constants, 950 // lower indices before higher indices; I do not know whether this is necessary. 951 // fglrx fills unused sources with "read constant 0" 952 // According to specs, you cannot select more than two different constants. 953 // 954 // Second stage selects the operands from the sources. This is defined in 955 // INSTR0 (color) and INSTR2 (alpha). You can also select the special constants 956 // zero and one. 957 // Swizzling and negation happens in this stage, as well. 958 // 959 // Important: Color and alpha seem to be mostly separate, i.e. their sources 960 // selection appears to be fully independent (the register storage is probably 961 // physically split into a color and an alpha section). 962 // However (because of the apparent physical split), there is some interaction 963 // WRT swizzling. If, for example, you want to load an R component into an 964 // Alpha operand, this R component is taken from a *color* source, not from 965 // an alpha source. The corresponding register doesn't even have to appear in 966 // the alpha sources list. (I hope this alll makes sense to you) 967 // 968 // Destination selection 969 // The destination register index is in FPI1 (color) and FPI3 (alpha) together 970 // with enable bits. 971 // There are separate enable bits for writing into temporary registers 972 // (DSTC_REG_* /DSTA_REG) and and program output registers (DSTC_OUTPUT_* /DSTA_OUTPUT). 973 // You can write to both at once, or not write at all (the same index 974 // must be used for both). 975 // 976 // Note: There is a special form for LRP 977 // - Argument order is the same as in ARB_fragment_program. 978 // - Operation is MAD 979 // - ARG1 is set to ARGC_SRC1C_LRP/ARGC_SRC1A_LRP 980 // - Set FPI0/FPI2_SPECIAL_LRP 981 // Arbitrary LRP (including support for swizzling) requires vanilla MAD+MAD */ 982 #define R300_PFS_INSTR1_0 0x46C0 983 # define R300_FPI1_SRC0C_SHIFT 0 984 # define R300_FPI1_SRC0C_MASK (31 << 0) 985 # define R300_FPI1_SRC0C_CONST (1 << 5) 986 # define R300_FPI1_SRC1C_SHIFT 6 987 # define R300_FPI1_SRC1C_MASK (31 << 6) 988 # define R300_FPI1_SRC1C_CONST (1 << 11) 989 # define R300_FPI1_SRC2C_SHIFT 12 990 # define R300_FPI1_SRC2C_MASK (31 << 12) 991 # define R300_FPI1_SRC2C_CONST (1 << 17) 992 # define R300_FPI1_DSTC_SHIFT 18 993 # define R300_FPI1_DSTC_MASK (31 << 18) 994 # define R300_FPI1_DSTC_REG_MASK_SHIFT 23 995 # define R300_FPI1_DSTC_REG_X (1 << 23) 996 # define R300_FPI1_DSTC_REG_Y (1 << 24) 997 # define R300_FPI1_DSTC_REG_Z (1 << 25) 998 # define R300_FPI1_DSTC_OUTPUT_MASK_SHIFT 26 999 # define R300_FPI1_DSTC_OUTPUT_X (1 << 26) 1000 # define R300_FPI1_DSTC_OUTPUT_Y (1 << 27) 1001 # define R300_FPI1_DSTC_OUTPUT_Z (1 << 28) 1002 1003 #define R300_PFS_INSTR3_0 0x47C0 1004 # define R300_FPI3_SRC0A_SHIFT 0 1005 # define R300_FPI3_SRC0A_MASK (31 << 0) 1006 # define R300_FPI3_SRC0A_CONST (1 << 5) 1007 # define R300_FPI3_SRC1A_SHIFT 6 1008 # define R300_FPI3_SRC1A_MASK (31 << 6) 1009 # define R300_FPI3_SRC1A_CONST (1 << 11) 1010 # define R300_FPI3_SRC2A_SHIFT 12 1011 # define R300_FPI3_SRC2A_MASK (31 << 12) 1012 # define R300_FPI3_SRC2A_CONST (1 << 17) 1013 # define R300_FPI3_DSTA_SHIFT 18 1014 # define R300_FPI3_DSTA_MASK (31 << 18) 1015 # define R300_FPI3_DSTA_REG (1 << 23) 1016 # define R300_FPI3_DSTA_OUTPUT (1 << 24) 1017 # define R300_FPI3_DSTA_DEPTH (1 << 27) 1018 1019 #define R300_PFS_INSTR0_0 0x48C0 1020 # define R300_FPI0_ARGC_SRC0C_XYZ 0 1021 # define R300_FPI0_ARGC_SRC0C_XXX 1 1022 # define R300_FPI0_ARGC_SRC0C_YYY 2 1023 # define R300_FPI0_ARGC_SRC0C_ZZZ 3 1024 # define R300_FPI0_ARGC_SRC1C_XYZ 4 1025 # define R300_FPI0_ARGC_SRC1C_XXX 5 1026 # define R300_FPI0_ARGC_SRC1C_YYY 6 1027 # define R300_FPI0_ARGC_SRC1C_ZZZ 7 1028 # define R300_FPI0_ARGC_SRC2C_XYZ 8 1029 # define R300_FPI0_ARGC_SRC2C_XXX 9 1030 # define R300_FPI0_ARGC_SRC2C_YYY 10 1031 # define R300_FPI0_ARGC_SRC2C_ZZZ 11 1032 # define R300_FPI0_ARGC_SRC0A 12 1033 # define R300_FPI0_ARGC_SRC1A 13 1034 # define R300_FPI0_ARGC_SRC2A 14 1035 # define R300_FPI0_ARGC_SRC1C_LRP 15 1036 # define R300_FPI0_ARGC_ZERO 20 1037 # define R300_FPI0_ARGC_ONE 21 1038 # define R300_FPI0_ARGC_HALF 22 /* GUESS */ 1039 # define R300_FPI0_ARGC_SRC0C_YZX 23 1040 # define R300_FPI0_ARGC_SRC1C_YZX 24 1041 # define R300_FPI0_ARGC_SRC2C_YZX 25 1042 # define R300_FPI0_ARGC_SRC0C_ZXY 26 1043 # define R300_FPI0_ARGC_SRC1C_ZXY 27 1044 # define R300_FPI0_ARGC_SRC2C_ZXY 28 1045 # define R300_FPI0_ARGC_SRC0CA_WZY 29 1046 # define R300_FPI0_ARGC_SRC1CA_WZY 30 1047 # define R300_FPI0_ARGC_SRC2CA_WZY 31 1048 1049 # define R300_FPI0_ARG0C_SHIFT 0 1050 # define R300_FPI0_ARG0C_MASK (31 << 0) 1051 # define R300_FPI0_ARG0C_NEG (1 << 5) 1052 # define R300_FPI0_ARG0C_ABS (1 << 6) 1053 # define R300_FPI0_ARG1C_SHIFT 7 1054 # define R300_FPI0_ARG1C_MASK (31 << 7) 1055 # define R300_FPI0_ARG1C_NEG (1 << 12) 1056 # define R300_FPI0_ARG1C_ABS (1 << 13) 1057 # define R300_FPI0_ARG2C_SHIFT 14 1058 # define R300_FPI0_ARG2C_MASK (31 << 14) 1059 # define R300_FPI0_ARG2C_NEG (1 << 19) 1060 # define R300_FPI0_ARG2C_ABS (1 << 20) 1061 # define R300_FPI0_SPECIAL_LRP (1 << 21) 1062 # define R300_FPI0_OUTC_MAD (0 << 23) 1063 # define R300_FPI0_OUTC_DP3 (1 << 23) 1064 # define R300_FPI0_OUTC_DP4 (2 << 23) 1065 # define R300_FPI0_OUTC_MIN (4 << 23) 1066 # define R300_FPI0_OUTC_MAX (5 << 23) 1067 # define R300_FPI0_OUTC_CMP (8 << 23) 1068 # define R300_FPI0_OUTC_FRC (9 << 23) 1069 # define R300_FPI0_OUTC_REPL_ALPHA (10 << 23) 1070 # define R300_FPI0_OUTC_SAT (1 << 30) 1071 # define R300_FPI0_INSERT_NOP (1 << 31) 1072 1073 #define R300_PFS_INSTR2_0 0x49C0 1074 # define R300_FPI2_ARGA_SRC0C_X 0 1075 # define R300_FPI2_ARGA_SRC0C_Y 1 1076 # define R300_FPI2_ARGA_SRC0C_Z 2 1077 # define R300_FPI2_ARGA_SRC1C_X 3 1078 # define R300_FPI2_ARGA_SRC1C_Y 4 1079 # define R300_FPI2_ARGA_SRC1C_Z 5 1080 # define R300_FPI2_ARGA_SRC2C_X 6 1081 # define R300_FPI2_ARGA_SRC2C_Y 7 1082 # define R300_FPI2_ARGA_SRC2C_Z 8 1083 # define R300_FPI2_ARGA_SRC0A 9 1084 # define R300_FPI2_ARGA_SRC1A 10 1085 # define R300_FPI2_ARGA_SRC2A 11 1086 # define R300_FPI2_ARGA_SRC1A_LRP 15 1087 # define R300_FPI2_ARGA_ZERO 16 1088 # define R300_FPI2_ARGA_ONE 17 1089 # define R300_FPI2_ARGA_HALF 18 /* GUESS */ 1090 1091 # define R300_FPI2_ARG0A_SHIFT 0 1092 # define R300_FPI2_ARG0A_MASK (31 << 0) 1093 # define R300_FPI2_ARG0A_NEG (1 << 5) 1094 # define R300_FPI2_ARG0A_ABS (1 << 6) /* GUESS */ 1095 # define R300_FPI2_ARG1A_SHIFT 7 1096 # define R300_FPI2_ARG1A_MASK (31 << 7) 1097 # define R300_FPI2_ARG1A_NEG (1 << 12) 1098 # define R300_FPI2_ARG1A_ABS (1 << 13) /* GUESS */ 1099 # define R300_FPI2_ARG2A_SHIFT 14 1100 # define R300_FPI2_ARG2A_MASK (31 << 14) 1101 # define R300_FPI2_ARG2A_NEG (1 << 19) 1102 # define R300_FPI2_ARG2A_ABS (1 << 20) /* GUESS */ 1103 # define R300_FPI2_SPECIAL_LRP (1 << 21) 1104 # define R300_FPI2_OUTA_MAD (0 << 23) 1105 # define R300_FPI2_OUTA_DP4 (1 << 23) 1106 # define R300_FPI2_OUTA_MIN (2 << 23) 1107 # define R300_FPI2_OUTA_MAX (3 << 23) 1108 # define R300_FPI2_OUTA_CMP (6 << 23) 1109 # define R300_FPI2_OUTA_FRC (7 << 23) 1110 # define R300_FPI2_OUTA_EX2 (8 << 23) 1111 # define R300_FPI2_OUTA_LG2 (9 << 23) 1112 # define R300_FPI2_OUTA_RCP (10 << 23) 1113 # define R300_FPI2_OUTA_RSQ (11 << 23) 1114 # define R300_FPI2_OUTA_SAT (1 << 30) 1115 # define R300_FPI2_UNKNOWN_31 (1 << 31) 1116 /* END */ 1117 1118 /* gap */ 1119 #define R300_PP_ALPHA_TEST 0x4BD4 1120 # define R300_REF_ALPHA_MASK 0x000000ff 1121 # define R300_ALPHA_TEST_FAIL (0 << 8) 1122 # define R300_ALPHA_TEST_LESS (1 << 8) 1123 # define R300_ALPHA_TEST_LEQUAL (3 << 8) 1124 # define R300_ALPHA_TEST_EQUAL (2 << 8) 1125 # define R300_ALPHA_TEST_GEQUAL (6 << 8) 1126 # define R300_ALPHA_TEST_GREATER (4 << 8) 1127 # define R300_ALPHA_TEST_NEQUAL (5 << 8) 1128 # define R300_ALPHA_TEST_PASS (7 << 8) 1129 # define R300_ALPHA_TEST_OP_MASK (7 << 8) 1130 # define R300_ALPHA_TEST_ENABLE (1 << 11) 1131 1132 /* gap */ 1133 /* Fragment program parameters in 7.16 floating point */ 1134 #define R300_PFS_PARAM_0_X 0x4C00 1135 #define R300_PFS_PARAM_0_Y 0x4C04 1136 #define R300_PFS_PARAM_0_Z 0x4C08 1137 #define R300_PFS_PARAM_0_W 0x4C0C 1138 /* GUESS: PARAM_31 is last, based on native limits reported by fglrx */ 1139 #define R300_PFS_PARAM_31_X 0x4DF0 1140 #define R300_PFS_PARAM_31_Y 0x4DF4 1141 #define R300_PFS_PARAM_31_Z 0x4DF8 1142 #define R300_PFS_PARAM_31_W 0x4DFC 1143 1144 /* Notes: 1145 // - AFAIK fglrx always sets BLEND_UNKNOWN when blending is used in the application 1146 // - AFAIK fglrx always sets BLEND_NO_SEPARATE when CBLEND and ABLEND are set to the same 1147 // function (both registers are always set up completely in any case) 1148 // - Most blend flags are simply copied from R200 and not tested yet */ 1149 #define R300_RB3D_CBLEND 0x4E04 1150 #define R300_RB3D_ABLEND 0x4E08 1151 /* the following only appear in CBLEND */ 1152 # define R300_BLEND_ENABLE (1 << 0) 1153 # define R300_BLEND_UNKNOWN (3 << 1) 1154 # define R300_BLEND_NO_SEPARATE (1 << 3) 1155 /* the following are shared between CBLEND and ABLEND */ 1156 # define R300_FCN_MASK (3 << 12) 1157 # define R300_COMB_FCN_ADD_CLAMP (0 << 12) 1158 # define R300_COMB_FCN_ADD_NOCLAMP (1 << 12) 1159 # define R300_COMB_FCN_SUB_CLAMP (2 << 12) 1160 # define R300_COMB_FCN_SUB_NOCLAMP (3 << 12) 1161 # define R300_SRC_BLEND_GL_ZERO (32 << 16) 1162 # define R300_SRC_BLEND_GL_ONE (33 << 16) 1163 # define R300_SRC_BLEND_GL_SRC_COLOR (34 << 16) 1164 # define R300_SRC_BLEND_GL_ONE_MINUS_SRC_COLOR (35 << 16) 1165 # define R300_SRC_BLEND_GL_DST_COLOR (36 << 16) 1166 # define R300_SRC_BLEND_GL_ONE_MINUS_DST_COLOR (37 << 16) 1167 # define R300_SRC_BLEND_GL_SRC_ALPHA (38 << 16) 1168 # define R300_SRC_BLEND_GL_ONE_MINUS_SRC_ALPHA (39 << 16) 1169 # define R300_SRC_BLEND_GL_DST_ALPHA (40 << 16) 1170 # define R300_SRC_BLEND_GL_ONE_MINUS_DST_ALPHA (41 << 16) 1171 # define R300_SRC_BLEND_GL_SRC_ALPHA_SATURATE (42 << 16) 1172 # define R300_SRC_BLEND_MASK (63 << 16) 1173 # define R300_DST_BLEND_GL_ZERO (32 << 24) 1174 # define R300_DST_BLEND_GL_ONE (33 << 24) 1175 # define R300_DST_BLEND_GL_SRC_COLOR (34 << 24) 1176 # define R300_DST_BLEND_GL_ONE_MINUS_SRC_COLOR (35 << 24) 1177 # define R300_DST_BLEND_GL_DST_COLOR (36 << 24) 1178 # define R300_DST_BLEND_GL_ONE_MINUS_DST_COLOR (37 << 24) 1179 # define R300_DST_BLEND_GL_SRC_ALPHA (38 << 24) 1180 # define R300_DST_BLEND_GL_ONE_MINUS_SRC_ALPHA (39 << 24) 1181 # define R300_DST_BLEND_GL_DST_ALPHA (40 << 24) 1182 # define R300_DST_BLEND_GL_ONE_MINUS_DST_ALPHA (41 << 24) 1183 # define R300_DST_BLEND_MASK (63 << 24) 1184 #define R300_RB3D_COLORMASK 0x4E0C 1185 # define R300_COLORMASK0_B (1<<0) 1186 # define R300_COLORMASK0_G (1<<1) 1187 # define R300_COLORMASK0_R (1<<2) 1188 # define R300_COLORMASK0_A (1<<3) 1189 1190 /* gap */ 1191 #define R300_RB3D_COLOROFFSET0 0x4E28 1192 # define R300_COLOROFFSET_MASK 0xFFFFFFF0 /* GUESS */ 1193 #define R300_RB3D_COLOROFFSET1 0x4E2C /* GUESS */ 1194 #define R300_RB3D_COLOROFFSET2 0x4E30 /* GUESS */ 1195 #define R300_RB3D_COLOROFFSET3 0x4E34 /* GUESS */ 1196 /* gap */ 1197 /* Bit 16: Larger tiles 1198 // Bit 17: 4x2 tiles 1199 // Bit 18: Extremely weird tile like, but some pixels duplicated? */ 1200 #define R300_RB3D_COLORPITCH0 0x4E38 1201 # define R300_COLORPITCH_MASK 0x00001FF8 /* GUESS */ 1202 # define R300_COLOR_TILE_ENABLE (1 << 16) /* GUESS */ 1203 # define R300_COLOR_MICROTILE_ENABLE (1 << 17) /* GUESS */ 1204 # define R300_COLOR_ENDIAN_NO_SWAP (0 << 18) /* GUESS */ 1205 # define R300_COLOR_ENDIAN_WORD_SWAP (1 << 18) /* GUESS */ 1206 # define R300_COLOR_ENDIAN_DWORD_SWAP (2 << 18) /* GUESS */ 1207 # define R300_COLOR_FORMAT_RGB565 (2 << 22) 1208 # define R300_COLOR_FORMAT_ARGB8888 (3 << 22) 1209 #define R300_RB3D_COLORPITCH1 0x4E3C /* GUESS */ 1210 #define R300_RB3D_COLORPITCH2 0x4E40 /* GUESS */ 1211 #define R300_RB3D_COLORPITCH3 0x4E44 /* GUESS */ 1212 1213 /* gap */ 1214 /* Guess by Vladimir. 1215 // Set to 0A before 3D operations, set to 02 afterwards. */ 1216 #define R300_RB3D_DSTCACHE_CTLSTAT 0x4E4C 1217 # define R300_RB3D_DSTCACHE_02 0x00000002 1218 # define R300_RB3D_DSTCACHE_0A 0x0000000A 1219 1220 /* gap */ 1221 /* There seems to be no "write only" setting, so use Z-test = ALWAYS for this. */ 1222 /* Bit (1<<8) is the "test" bit. so plain write is 6 - vd */ 1223 #define R300_RB3D_ZSTENCIL_CNTL_0 0x4F00 1224 # define R300_RB3D_Z_DISABLED_1 0x00000010 /* GUESS */ 1225 # define R300_RB3D_Z_DISABLED_2 0x00000014 /* GUESS */ 1226 # define R300_RB3D_Z_TEST 0x00000012 1227 # define R300_RB3D_Z_TEST_AND_WRITE 0x00000016 1228 # define R300_RB3D_Z_WRITE_ONLY 0x00000006 1229 1230 # define R300_RB3D_Z_TEST 0x00000012 1231 # define R300_RB3D_Z_TEST_AND_WRITE 0x00000016 1232 # define R300_RB3D_Z_WRITE_ONLY 0x00000006 1233 # define R300_RB3D_STENCIL_ENABLE 0x00000001 1234 1235 #define R300_RB3D_ZSTENCIL_CNTL_1 0x4F04 1236 /* functions */ 1237 # define R300_ZS_NEVER 0 1238 # define R300_ZS_LESS 1 1239 # define R300_ZS_LEQUAL 2 1240 # define R300_ZS_EQUAL 3 1241 # define R300_ZS_GEQUAL 4 1242 # define R300_ZS_GREATER 5 1243 # define R300_ZS_NOTEQUAL 6 1244 # define R300_ZS_ALWAYS 7 1245 # define R300_ZS_MASK 7 1246 /* operations */ 1247 # define R300_ZS_KEEP 0 1248 # define R300_ZS_ZERO 1 1249 # define R300_ZS_REPLACE 2 1250 # define R300_ZS_INCR 3 1251 # define R300_ZS_DECR 4 1252 # define R300_ZS_INVERT 5 1253 # define R300_ZS_INCR_WRAP 6 1254 # define R300_ZS_DECR_WRAP 7 1255 1256 /* front and back refer to operations done for front 1257 and back faces, i.e. separate stencil function support */ 1258 # define R300_RB3D_ZS1_DEPTH_FUNC_SHIFT 0 1259 # define R300_RB3D_ZS1_FRONT_FUNC_SHIFT 3 1260 # define R300_RB3D_ZS1_FRONT_FAIL_OP_SHIFT 6 1261 # define R300_RB3D_ZS1_FRONT_ZPASS_OP_SHIFT 9 1262 # define R300_RB3D_ZS1_FRONT_ZFAIL_OP_SHIFT 12 1263 # define R300_RB3D_ZS1_BACK_FUNC_SHIFT 15 1264 # define R300_RB3D_ZS1_BACK_FAIL_OP_SHIFT 18 1265 # define R300_RB3D_ZS1_BACK_ZPASS_OP_SHIFT 21 1266 # define R300_RB3D_ZS1_BACK_ZFAIL_OP_SHIFT 24 1267 1268 1269 1270 #define R300_RB3D_ZSTENCIL_CNTL_2 0x4F08 1271 # define R300_RB3D_ZS2_STENCIL_REF_SHIFT 0 1272 # define R300_RB3D_ZS2_STENCIL_MASK 0xFF 1273 # define R300_RB3D_ZS2_STENCIL_MASK_SHIFT 8 1274 # define R300_RB3D_ZS2_STENCIL_WRITE_MASK_SHIFT 16 1275 1276 /* gap */ 1277 1278 #define R300_RB3D_ZSTENCIL_FORMAT 0x4F10 1279 # define R300_DEPTH_FORMAT_16BIT_INT_Z (0 << 0) 1280 # define R300_DEPTH_FORMAT_24BIT_INT_Z (2 << 0) 1281 1282 /* gap */ 1283 #define R300_RB3D_DEPTHOFFSET 0x4F20 1284 #define R300_RB3D_DEPTHPITCH 0x4F24 1285 # define R300_DEPTHPITCH_MASK 0x00001FF8 /* GUESS */ 1286 # define R300_DEPTH_TILE_ENABLE (1 << 16) /* GUESS */ 1287 # define R300_DEPTH_MICROTILE_ENABLE (1 << 17) /* GUESS */ 1288 # define R300_DEPTH_ENDIAN_NO_SWAP (0 << 18) /* GUESS */ 1289 # define R300_DEPTH_ENDIAN_WORD_SWAP (1 << 18) /* GUESS */ 1290 # define R300_DEPTH_ENDIAN_DWORD_SWAP (2 << 18) /* GUESS */ 1291 1292 /* BEGIN: Vertex program instruction set 1293 // Every instruction is four dwords long: 1294 // DWORD 0: output and opcode 1295 // DWORD 1: first argument 1296 // DWORD 2: second argument 1297 // DWORD 3: third argument 1298 // 1299 // Notes: 1300 // - ABS r, a is implemented as MAX r, a, -a 1301 // - MOV is implemented as ADD to zero 1302 // - XPD is implemented as MUL + MAD 1303 // - FLR is implemented as FRC + ADD 1304 // - apparently, fglrx tries to schedule instructions so that there is at least 1305 // one instruction between the write to a temporary and the first read 1306 // from said temporary; however, violations of this scheduling are allowed 1307 // - register indices seem to be unrelated with OpenGL aliasing to conventional state 1308 // - only one attribute and one parameter can be loaded at a time; however, the 1309 // same attribute/parameter can be used for more than one argument 1310 // - the second software argument for POW is the third hardware argument (no idea why) 1311 // - MAD with only temporaries as input seems to use VPI_OUT_SELECT_MAD_2 1312 // 1313 // There is some magic surrounding LIT: 1314 // The single argument is replicated across all three inputs, but swizzled: 1315 // First argument: xyzy 1316 // Second argument: xyzx 1317 // Third argument: xyzw 1318 // Whenever the result is used later in the fragment program, fglrx forces x and w 1319 // to be 1.0 in the input selection; I don't know whether this is strictly necessary */ 1320 #define R300_VPI_OUT_OP_DOT (1 << 0) 1321 #define R300_VPI_OUT_OP_MUL (2 << 0) 1322 #define R300_VPI_OUT_OP_ADD (3 << 0) 1323 #define R300_VPI_OUT_OP_MAD (4 << 0) 1324 #define R300_VPI_OUT_OP_DST (5 << 0) 1325 #define R300_VPI_OUT_OP_FRC (6 << 0) 1326 #define R300_VPI_OUT_OP_MAX (7 << 0) 1327 #define R300_VPI_OUT_OP_MIN (8 << 0) 1328 #define R300_VPI_OUT_OP_SGE (9 << 0) 1329 #define R300_VPI_OUT_OP_SLT (10 << 0) 1330 #define R300_VPI_OUT_OP_UNK12 (12 << 0) /* Used in GL_POINT_DISTANCE_ATTENUATION_ARB, vector(scalar, vector) */ 1331 #define R300_VPI_OUT_OP_EXP (65 << 0) 1332 #define R300_VPI_OUT_OP_LOG (66 << 0) 1333 #define R300_VPI_OUT_OP_UNK67 (67 << 0) /* Used in fog computations, scalar(scalar) */ 1334 #define R300_VPI_OUT_OP_LIT (68 << 0) 1335 #define R300_VPI_OUT_OP_POW (69 << 0) 1336 #define R300_VPI_OUT_OP_RCP (70 << 0) 1337 #define R300_VPI_OUT_OP_RSQ (72 << 0) 1338 #define R300_VPI_OUT_OP_UNK73 (73 << 0) /* Used in GL_POINT_DISTANCE_ATTENUATION_ARB, scalar(scalar) */ 1339 #define R300_VPI_OUT_OP_EX2 (75 << 0) 1340 #define R300_VPI_OUT_OP_LG2 (76 << 0) 1341 #define R300_VPI_OUT_OP_MAD_2 (128 << 0) 1342 #define R300_VPI_OUT_OP_UNK129 (129 << 0) /* all temps, vector(scalar, vector, vector) */ 1343 1344 #define R300_VPI_OUT_REG_CLASS_TEMPORARY (0 << 8) 1345 #define R300_VPI_OUT_REG_CLASS_RESULT (2 << 8) 1346 #define R300_VPI_OUT_REG_CLASS_MASK (31 << 8) 1347 1348 #define R300_VPI_OUT_REG_INDEX_SHIFT 13 1349 #define R300_VPI_OUT_REG_INDEX_MASK (31 << 13) /* GUESS based on fglrx native limits */ 1350 1351 #define R300_VPI_OUT_WRITE_X (1 << 20) 1352 #define R300_VPI_OUT_WRITE_Y (1 << 21) 1353 #define R300_VPI_OUT_WRITE_Z (1 << 22) 1354 #define R300_VPI_OUT_WRITE_W (1 << 23) 1355 1356 #define R300_VPI_IN_REG_CLASS_TEMPORARY (0 << 0) 1357 #define R300_VPI_IN_REG_CLASS_ATTRIBUTE (1 << 0) 1358 #define R300_VPI_IN_REG_CLASS_PARAMETER (2 << 0) 1359 #define R300_VPI_IN_REG_CLASS_NONE (9 << 0) 1360 #define R300_VPI_IN_REG_CLASS_MASK (31 << 0) /* GUESS */ 1361 1362 #define R300_VPI_IN_REG_INDEX_SHIFT 5 1363 #define R300_VPI_IN_REG_INDEX_MASK (255 << 5) /* GUESS based on fglrx native limits */ 1364 1365 /* The R300 can select components from the input register arbitrarily. 1366 // Use the following constants, shifted by the component shift you 1367 // want to select */ 1368 #define R300_VPI_IN_SELECT_X 0 1369 #define R300_VPI_IN_SELECT_Y 1 1370 #define R300_VPI_IN_SELECT_Z 2 1371 #define R300_VPI_IN_SELECT_W 3 1372 #define R300_VPI_IN_SELECT_ZERO 4 1373 #define R300_VPI_IN_SELECT_ONE 5 1374 #define R300_VPI_IN_SELECT_MASK 7 1375 1376 #define R300_VPI_IN_X_SHIFT 13 1377 #define R300_VPI_IN_Y_SHIFT 16 1378 #define R300_VPI_IN_Z_SHIFT 19 1379 #define R300_VPI_IN_W_SHIFT 22 1380 1381 #define R300_VPI_IN_NEG_X (1 << 25) 1382 #define R300_VPI_IN_NEG_Y (1 << 26) 1383 #define R300_VPI_IN_NEG_Z (1 << 27) 1384 #define R300_VPI_IN_NEG_W (1 << 28) 1385 /* END */ 1386 1387 //BEGIN: Packet 3 commands 1388 1389 // A primitive emission dword. 1390 #define R300_PRIM_TYPE_NONE (0 << 0) 1391 #define R300_PRIM_TYPE_POINT (1 << 0) 1392 #define R300_PRIM_TYPE_LINE (2 << 0) 1393 #define R300_PRIM_TYPE_LINE_STRIP (3 << 0) 1394 #define R300_PRIM_TYPE_TRI_LIST (4 << 0) 1395 #define R300_PRIM_TYPE_TRI_FAN (5 << 0) 1396 #define R300_PRIM_TYPE_TRI_STRIP (6 << 0) 1397 #define R300_PRIM_TYPE_TRI_TYPE2 (7 << 0) 1398 #define R300_PRIM_TYPE_RECT_LIST (8 << 0) 1399 #define R300_PRIM_TYPE_3VRT_POINT_LIST (9 << 0) 1400 #define R300_PRIM_TYPE_3VRT_LINE_LIST (10 << 0) 1401 #define R300_PRIM_TYPE_POINT_SPRITES (11 << 0) // GUESS (based on r200) 1402 #define R300_PRIM_TYPE_LINE_LOOP (12 << 0) 1403 #define R300_PRIM_TYPE_QUADS (13 << 0) 1404 #define R300_PRIM_TYPE_QUAD_STRIP (14 << 0) 1405 #define R300_PRIM_TYPE_POLYGON (15 << 0) 1406 #define R300_PRIM_TYPE_MASK 0xF 1407 #define R300_PRIM_WALK_IND (1 << 4) 1408 #define R300_PRIM_WALK_LIST (2 << 4) 1409 #define R300_PRIM_WALK_RING (3 << 4) 1410 #define R300_PRIM_WALK_MASK (3 << 4) 1411 #define R300_PRIM_COLOR_ORDER_BGRA (0 << 6) // GUESS (based on r200) 1412 #define R300_PRIM_COLOR_ORDER_RGBA (1 << 6) // GUESS 1413 #define R300_PRIM_NUM_VERTICES_SHIFT 16 1414 1415 // Draw a primitive from vertex data in arrays loaded via 3D_LOAD_VBPNTR. 1416 // Two parameter dwords: 1417 // 0. The first parameter appears to be always 0 1418 // 1. The second parameter is a standard primitive emission dword. 1419 #define R300_PACKET3_3D_DRAW_VBUF 0x00002800 1420 1421 // Specify the full set of vertex arrays as (address, stride). 1422 // The first parameter is the number of vertex arrays specified. 1423 // The rest of the command is a variable length list of blocks, where 1424 // each block is three dwords long and specifies two arrays. 1425 // The first dword of a block is split into two words, the lower significant 1426 // word refers to the first array, the more significant word to the second 1427 // array in the block. 1428 // The low byte of each word contains the size of an array entry in dwords, 1429 // the high byte contains the stride of the array. 1430 // The second dword of a block contains the pointer to the first array, 1431 // the third dword of a block contains the pointer to the second array. 1432 // Note that if the total number of arrays is odd, the third dword of 1433 // the last block is omitted. 1434 #define R300_PACKET3_3D_LOAD_VBPNTR 0x00002F00 1435 1436 #define R300_PACKET3_INDX_BUFFER 0x00003300 1437 # define R300_EB_UNK1_SHIFT 24 1438 # define R300_EB_UNK1 (0x80<<24) 1439 # define R300_EB_UNK2 0x0810 1440 #define R300_PACKET3_3D_DRAW_INDX_2 0x00003600 1441 1442 //END 1443 1444 #endif /* _R300_REG_H */
Cache object: 1d73dc52d78c4d410a52eb03f627b4f3
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]