The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dev/ic/dl10019.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*      $NetBSD: dl10019.c,v 1.11 2008/04/28 20:23:49 martin Exp $      */
    2 
    3 /*-
    4  * Copyright (c) 2001 The NetBSD Foundation, Inc.
    5  * All rights reserved.
    6  *
    7  * This code is derived from software contributed to The NetBSD Foundation
    8  * by Jason R. Thorpe.
    9  *
   10  * Redistribution and use in source and binary forms, with or without
   11  * modification, are permitted provided that the following conditions
   12  * are met:
   13  * 1. Redistributions of source code must retain the above copyright
   14  *    notice, this list of conditions and the following disclaimer.
   15  * 2. Redistributions in binary form must reproduce the above copyright
   16  *    notice, this list of conditions and the following disclaimer in the
   17  *    documentation and/or other materials provided with the distribution.
   18  *
   19  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
   20  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
   21  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
   22  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
   23  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
   29  * POSSIBILITY OF SUCH DAMAGE.
   30  */
   31 
   32 #include <sys/cdefs.h>
   33 __KERNEL_RCSID(0, "$NetBSD: dl10019.c,v 1.11 2008/04/28 20:23:49 martin Exp $");
   34 
   35 #include <sys/param.h>
   36 #include <sys/systm.h>
   37 #include <sys/mbuf.h>
   38 #include <sys/syslog.h>
   39 #include <sys/socket.h>
   40 #include <sys/device.h>
   41 
   42 #include <net/if.h>
   43 #include <net/if_ether.h>
   44 #include <net/if_media.h>
   45 
   46 #include <sys/bus.h>
   47 #include <sys/intr.h>
   48 
   49 #include <dev/mii/miivar.h>
   50 #include <dev/mii/mii.h>
   51 #include <dev/mii/mii_bitbang.h>
   52 
   53 #include <dev/ic/dp8390reg.h>
   54 #include <dev/ic/dp8390var.h>
   55 
   56 #include <dev/ic/ne2000reg.h>
   57 #include <dev/ic/ne2000var.h>
   58 
   59 #include <dev/ic/dl10019reg.h>
   60 #include <dev/ic/dl10019var.h>
   61 
   62 int     dl10019_mii_readreg(device_t, int, int);
   63 void    dl10019_mii_writereg(device_t, int, int, int);
   64 void    dl10019_mii_statchg(device_t);
   65 
   66 /*
   67  * MII bit-bang glue.
   68  */
   69 u_int32_t dl10019_mii_bitbang_read(device_t);
   70 void dl10019_mii_bitbang_write(device_t, u_int32_t);
   71 
   72 const struct mii_bitbang_ops dl10019_mii_bitbang_ops = {
   73         dl10019_mii_bitbang_read,
   74         dl10019_mii_bitbang_write,
   75         {
   76                 DL0_GPIO_MII_DATAOUT,   /* MII_BIT_MDO */
   77                 DL0_GPIO_MII_DATAIN,    /* MII_BIT_MDI */
   78                 DL0_GPIO_MII_CLK,       /* MII_BIT_MDC */
   79                 DL0_19_GPIO_MII_DIROUT, /* MII_BIT_DIR_HOST_PHY */
   80                 0,                      /* MII_BIT_DIR_PHY_HOST */
   81         }
   82 };
   83 
   84 const struct mii_bitbang_ops dl10022_mii_bitbang_ops = {
   85         dl10019_mii_bitbang_read,
   86         dl10019_mii_bitbang_write,
   87         {
   88                 DL0_GPIO_MII_DATAOUT,   /* MII_BIT_MDO */
   89                 DL0_GPIO_MII_DATAIN,    /* MII_BIT_MDI */
   90                 DL0_GPIO_MII_CLK,       /* MII_BIT_MDC */
   91                 DL0_22_GPIO_MII_DIROUT, /* MII_BIT_DIR_HOST_PHY */
   92                 0,                      /* MII_BIT_DIR_PHY_HOST */
   93         }
   94 };
   95 
   96 static void
   97 dl10019_mii_reset(struct dp8390_softc *sc)
   98 {
   99         struct ne2000_softc *nsc = (void *) sc;
  100         int i;
  101 
  102         if (nsc->sc_type != NE2000_TYPE_DL10022)
  103                 return;
  104 
  105         for (i = 0; i < 2; i++) {
  106                 bus_space_write_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO,
  107                     0x08);
  108                 delay(1);
  109                 bus_space_write_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO,
  110                     0x0c);
  111                 delay(1);
  112         }
  113         bus_space_write_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO, 0x00);
  114 }
  115 
  116 void
  117 dl10019_media_init(struct dp8390_softc *sc)
  118 {
  119         struct ifnet *ifp = &sc->sc_ec.ec_if;
  120 
  121         sc->sc_mii.mii_ifp = ifp;
  122         sc->sc_mii.mii_readreg = dl10019_mii_readreg;
  123         sc->sc_mii.mii_writereg = dl10019_mii_writereg;
  124         sc->sc_mii.mii_statchg = dl10019_mii_statchg;
  125         ifmedia_init(&sc->sc_mii.mii_media, IFM_IMASK, dp8390_mediachange,
  126             dp8390_mediastatus);
  127 
  128         dl10019_mii_reset(sc);
  129 
  130         mii_attach(sc->sc_dev, &sc->sc_mii, 0xffffffff, MII_PHY_ANY,
  131             MII_OFFSET_ANY, 0);
  132 
  133         if (LIST_FIRST(&sc->sc_mii.mii_phys) == NULL) {
  134                 ifmedia_add(&sc->sc_mii.mii_media, IFM_ETHER|IFM_NONE, 0, NULL);
  135                 ifmedia_set(&sc->sc_mii.mii_media, IFM_ETHER|IFM_NONE);
  136         } else
  137                 ifmedia_set(&sc->sc_mii.mii_media, IFM_ETHER|IFM_AUTO);
  138 }
  139 
  140 void
  141 dl10019_media_fini(struct dp8390_softc *sc)
  142 {
  143 
  144         mii_detach(&sc->sc_mii, MII_PHY_ANY, MII_OFFSET_ANY);
  145 }
  146 
  147 int
  148 dl10019_mediachange(struct dp8390_softc *sc)
  149 {
  150         int rc;
  151 
  152         if ((rc = mii_mediachg(&sc->sc_mii)) == ENXIO)
  153                 return 0;
  154         return rc;
  155 }
  156 
  157 void
  158 dl10019_mediastatus(struct dp8390_softc *sc, struct ifmediareq *ifmr)
  159 {
  160 
  161         mii_pollstat(&sc->sc_mii);
  162         ifmr->ifm_status = sc->sc_mii.mii_media_status;
  163         ifmr->ifm_active = sc->sc_mii.mii_media_active;
  164 }
  165 
  166 void
  167 dl10019_init_card(struct dp8390_softc *sc)
  168 {
  169 
  170         dl10019_mii_reset(sc);
  171         mii_mediachg(&sc->sc_mii);
  172 }
  173 
  174 void
  175 dl10019_stop_card(struct dp8390_softc *sc)
  176 {
  177 
  178         mii_down(&sc->sc_mii);
  179 }
  180 
  181 u_int32_t
  182 dl10019_mii_bitbang_read(device_t self)
  183 {
  184         struct dp8390_softc *sc = device_private(self);
  185 
  186         /* We're already in Page 0. */
  187         return (bus_space_read_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO) &
  188             ~DL0_GPIO_PRESERVE);
  189 }
  190 
  191 void
  192 dl10019_mii_bitbang_write(device_t self, u_int32_t val)
  193 {
  194         struct dp8390_softc *sc = device_private(self);
  195         u_int8_t gpio;
  196 
  197         /* We're already in Page 0. */
  198         gpio = bus_space_read_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO);
  199         bus_space_write_1(sc->sc_regt, sc->sc_regh, NEDL_DL0_GPIO,
  200             (val & ~DL0_GPIO_PRESERVE) | (gpio & DL0_GPIO_PRESERVE));
  201 }
  202 
  203 int
  204 dl10019_mii_readreg(device_t self, int phy, int reg)
  205 {
  206         struct ne2000_softc *nsc = device_private(self);
  207         const struct mii_bitbang_ops *ops;
  208         int val;
  209 
  210         ops = (nsc->sc_type == NE2000_TYPE_DL10022) ?
  211             &dl10022_mii_bitbang_ops : &dl10019_mii_bitbang_ops;
  212 
  213         val = mii_bitbang_readreg(self, ops, phy, reg);
  214 
  215         return (val);
  216 }
  217 
  218 void
  219 dl10019_mii_writereg(device_t self, int phy, int reg, int val)
  220 {
  221         struct ne2000_softc *nsc = device_private(self);
  222         const struct mii_bitbang_ops *ops;
  223 
  224         ops = (nsc->sc_type == NE2000_TYPE_DL10022) ?
  225             &dl10022_mii_bitbang_ops : &dl10019_mii_bitbang_ops;
  226 
  227         mii_bitbang_writereg(self, ops, phy, reg, val);
  228 }
  229 
  230 void
  231 dl10019_mii_statchg(device_t self)
  232 {
  233         struct dp8390_softc *sc = device_private(self);
  234         struct ne2000_softc *nsc = device_private(self);
  235 
  236         /*
  237          * Disable collision detection on the DL10022 if
  238          * we are on a full-duplex link.
  239          */
  240         if (nsc->sc_type == NE2000_TYPE_DL10022) {
  241                 u_int8_t diag;
  242 
  243                 if (sc->sc_mii.mii_media_active & IFM_FDX)
  244                         diag = DL0_DIAG_NOCOLLDETECT;
  245                 else
  246                         diag = 0;
  247                 bus_space_write_1(sc->sc_regt, sc->sc_regh,
  248                     NEDL_DL0_DIAG, diag);
  249         }
  250 }

Cache object: 597e229155d19d91bb010bf2a824221b


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.