1 /* $NetBSD: mk48txxreg.h,v 1.9 2005/12/11 12:21:27 christos Exp $ */
2 /*-
3 * Copyright (c) 2000 The NetBSD Foundation, Inc.
4 * All rights reserved.
5 *
6 * This code is derived from software contributed to The NetBSD Foundation
7 * by Paul Kranenburg.
8 *
9 * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions
11 * are met:
12 * 1. Redistributions of source code must retain the above copyright
13 * notice, this list of conditions and the following disclaimer.
14 * 2. Redistributions in binary form must reproduce the above copyright
15 * notice, this list of conditions and the following disclaimer in the
16 * documentation and/or other materials provided with the distribution.
17 * 3. All advertising materials mentioning features or use of this software
18 * must display the following acknowledgement:
19 * This product includes software developed by the NetBSD
20 * Foundation, Inc. and its contributors.
21 * 4. Neither the name of The NetBSD Foundation nor the names of its
22 * contributors may be used to endorse or promote products derived
23 * from this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
26 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
27 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
28 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
29 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
30 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
31 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
32 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
33 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
34 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
35 * POSSIBILITY OF SUCH DAMAGE.
36 */
37
38 /*
39 * Mostek MK48Txx clocks.
40 *
41 * The MK48T02 has 2KB of non-volatile memory. The time-of-day clock
42 * registers start at offset 0x7f8.
43 *
44 * The MK48T08 and MK48T18 have 8KB of non-volatile memory
45 *
46 * The MK48T59 also has 8KB of non-volatile memory but in addition it
47 * has a battery low detection bit and a power supply wakeup alarm for
48 * power management. It's at offset 0x1ff0 in the NVRAM.
49 */
50
51 /*
52 * Mostek MK48TXX register definitions
53 */
54
55 /*
56 * The first bank of eight registers at offset (nvramsz - 16) is
57 * available only on more recent (which??) MK48Txx models.
58 */
59 #define MK48TXX_IFLAGS 0 /* flags */
60 /* 1 unused on MK48T59 */
61 #define MK48TXX_IASEC 2 /* alarm seconds (0..59; BCD) */
62 #define MK48TXX_IAMIN 3 /* alarm minutes (0..59; BCD) */
63 #define MK48TXX_IAHOUR 4 /* alarm hour (0..23; BCD) */
64 #define MK48TXX_IADAY 5 /* alarm day (1..31; BCD) */
65 #define MK48TXX_IINTR 6 /* interrupts */
66 #define MK48TXX_IWDOG 7 /* watchdog */
67 #define MK48TXX_ICSR 8 /* control register */
68 #define MK48TXX_ISEC 9 /* seconds (0..59; BCD) */
69 #define MK48TXX_IMIN 10 /* minutes (0..59; BCD) */
70 #define MK48TXX_IHOUR 11 /* hour (0..23; BCD) */
71 #define MK48TXX_IWDAY 12 /* weekday (1..7) */
72 #define MK48TXX_IDAY 13 /* day in month (1..31; BCD) */
73 #define MK48TXX_IMON 14 /* month (1..12; BCD) */
74 #define MK48TXX_IYEAR 15 /* year (0..99; BCD) */
75
76 /* Bits in the flags register */
77 #define MK48TXX_FLAGS_WDF 0x80 /* watchdog flag */
78 #define MK48TXX_FLAGS_ALARM 0x40 /* alarm flag */
79 #define MK48TXX_FLAGS_BATTLOW 0x10 /* battery low */
80
81 /* Bits in the interrupt register */
82 #define MK48TXX_INTR_AFE 0x80 /* alarm flag enable */
83 #define MK48TXX_INTR_ABE 0x20 /* alarm in battery backup enable */
84
85 /* Bits in the watchdog register */
86 #define MK48TXX_WDOG_WDS 0x80 /* watchdog steering */
87 #define MK48TXX_WDOG_BMB_MASK 0x7c /* watchdog multiplier bits */
88 #define MK48TXX_WDOG_BMB_SHIFT 2
89 #define MK48TXX_WDOG_RES_MASK 0x03 /* watchdog resolution bits */
90 #define MK48TXX_WDOG_RES_1_16S 0x00 /* 1/16 seconds */
91 #define MK48TXX_WDOG_RES_1_4S 0x01 /* 1/4 seconds */
92 #define MK48TXX_WDOG_RES_1S 0x02 /* 1 second */
93 #define MK48TXX_WDOG_RES_4S 0x03 /* 4 seconds */
94
95 /* Bits in the control register */
96 #define MK48TXX_CSR_WRITE 0x80 /* want to write */
97 #define MK48TXX_CSR_READ 0x40 /* want to read (freeze clock) */
98
99 /* Bit in the weekday register */
100 #define MK48TXX_WDAY_FT 0x40 /* freq test: toggle sec[0] at 512Hz */
101 /* next two are on MK48T59 only */
102 #define MK48TXX_WDAY_CEB 0x20 /* century enable */
103 #define MK48TXX_WDAY_CB 0x10 /* century bit */
104
105 /* Bit in the seconds register */
106 #define MK48TXX_SEC_STOP 0x80 /* stop the oscillator */
107
108 #define MK48T02_CLKSZ 2048
109 #define MK48T02_CLKOFF 0x7f0
110
111 #define MK48T08_CLKSZ 8192
112 #define MK48T08_CLKOFF 0x1ff0
113
114 #define MK48T18_CLKSZ 8192
115 #define MK48T18_CLKOFF 0x1ff0
116
117 #define MK48T59_CLKSZ 8192
118 #define MK48T59_CLKOFF 0x1ff0
Cache object: af90d6648fe113f47af3e6a13be7fda4
|