1 /* $NetBSD: rs5c313var.h,v 1.3 2010/04/06 15:29:19 nonaka Exp $ */
2
3 /*
4 * Copyright (c) 2006 Valeriy E. Ushakov
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. The name of the author may not be used to endorse or promote products
16 * derived from this software without specific prior written permission
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
19 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
20 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
21 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
22 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
23 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
27 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 */
29
30 #ifndef _DEV_IC_RS5C313VAR_H_
31 #define _DEV_IC_RS5C313VAR_H_
32
33 /*
34 * RICOH RS5C313 Real Time Clock
35 */
36
37 struct rs5c313_ops;
38
39 struct rs5c313_softc {
40 device_t sc_dev;
41
42 struct todr_chip_handle sc_todr;
43 struct rs5c313_ops *sc_ops;
44
45 int sc_valid; /* oscillation halt sensing on init */
46
47 enum {
48 MODEL_5C313 = 0,
49 MODEL_5C316,
50 MODEL_NUM
51 } sc_model;
52
53 int sc_ctrl[2]; /* ctrl registers */
54 };
55
56 struct rs5c313_ops {
57 void (*rs5c313_op_begin)(struct rs5c313_softc *);
58
59 /* CE pin */
60 void (*rs5c313_op_ce)(struct rs5c313_softc *, int);
61
62 /* SCLK pin */
63 void (*rs5c313_op_clk)(struct rs5c313_softc *, int);
64
65 /* SIO pin */
66 void (*rs5c313_op_dir)(struct rs5c313_softc *, int);
67 int (*rs5c313_op_read)(struct rs5c313_softc *);
68 void (*rs5c313_op_write)(struct rs5c313_softc *, int);
69 };
70
71 void rs5c313_attach(struct rs5c313_softc *);
72
73 #endif /* _DEV_IC_RS5C313VAR_H_ */
Cache object: 49fcc721570cff246204f24728479c5a
|