Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]
FreeBSD/Linux Kernel Cross Reference
sys/dev/ic/smc93cx6.c
Version:
- FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10
SearchContext: - none - 3 - 10
1 /* $OpenBSD: smc93cx6.c,v 1.19 2021/03/07 06:21:38 jsg Exp $ */ 2 /* $NetBSD: smc93cx6.c,v 1.10 2003/05/02 19:12:19 dyoung Exp $ */ 3 4 /* 5 * Interface for the 93C66/56/46/26/06 serial eeprom parts. 6 * 7 * Copyright (c) 1995, 1996 Daniel M. Eischen 8 * All rights reserved. 9 * 10 * Redistribution and use in source and binary forms, with or without 11 * modification, are permitted provided that the following conditions 12 * are met: 13 * 1. Redistributions of source code must retain the above copyright 14 * notice immediately at the beginning of the file, without modification, 15 * this list of conditions, and the following disclaimer. 16 * 2. Redistributions in binary form must reproduce the above copyright 17 * notice, this list of conditions and the following disclaimer in the 18 * documentation and/or other materials provided with the distribution. 19 * 3. Absolutely no warranty of function or purpose is made by the author 20 * Daniel M. Eischen. 21 * 4. Modifications may be freely made to this file if the above conditions 22 * are met. 23 * 24 * $FreeBSD: src/sys/dev/aic7xxx/93cx6.c,v 1.5 2000/01/07 23:08:17 gibbs Exp $ 25 */ 26 27 /* 28 * The instruction set of the 93C66/56/46/26/06 chips are as follows: 29 * 30 * Start OP * 31 * Function Bit Code Address** Data Description 32 * ------------------------------------------------------------------- 33 * READ 1 10 A5 - A0 Reads data stored in memory, 34 * starting at specified address 35 * EWEN 1 00 11XXXX Write enable must precede 36 * all programming modes 37 * ERASE 1 11 A5 - A0 Erase register A5A4A3A2A1A0 38 * WRITE 1 01 A5 - A0 D15 - D0 Writes register 39 * ERAL 1 00 10XXXX Erase all registers 40 * WRAL 1 00 01XXXX D15 - D0 Writes to all registers 41 * EWDS 1 00 00XXXX Disables all programming 42 * instructions 43 * *Note: A value of X for address is a don't care condition. 44 * **Note: There are 8 address bits for the 93C56/66 chips unlike 45 * the 93C46/26/06 chips which have 6 address bits. 46 * 47 * The 93C46 has a four wire interface: clock, chip select, data in, and 48 * data out. In order to perform one of the above functions, you need 49 * to enable the chip select for a clock period (typically a minimum of 50 * 1 usec, with the clock high and low a minimum of 750 and 250 nsec 51 * respectively). While the chip select remains high, you can clock in 52 * the instructions (above) starting with the start bit, followed by the 53 * OP code, Address, and Data (if needed). For the READ instruction, the 54 * requested 16-bit register contents is read from the data out line but 55 * is preceded by an initial zero (leading 0, followed by 16-bits, MSB 56 * first). The clock cycling from low to high initiates the next data 57 * bit to be sent from the chip. 58 * 59 */ 60 61 #include <sys/param.h> 62 #include <sys/systm.h> 63 #include <machine/bus.h> 64 #include <dev/ic/smc93cx6var.h> 65 66 /* 67 * Right now, we only have to read the SEEPROM. But we make it easier to 68 * add other 93Cx6 functions. 69 */ 70 static struct seeprom_cmd { 71 unsigned char len; 72 unsigned char bits[3]; 73 } seeprom_read = {3, {1, 1, 0}}; 74 75 #define CLOCK_PULSE(sd, rdy) do { \ 76 /* \ 77 * Wait for the SEERDY to go high; about 800 ns. \ 78 */ \ 79 int cpi = 1000; \ 80 if (rdy == 0) { \ 81 DELAY(4); /* more than long enough */ \ 82 break; \ 83 } \ 84 while ((SEEPROM_STATUS_INB(sd) & rdy) == 0 && cpi-- > 0) { \ 85 ; /* Do nothing */ \ 86 } \ 87 (void)SEEPROM_INB(sd); /* Clear clock */ \ 88 } while (0) 89 90 /* 91 * Read the serial EEPROM and returns 1 if successful and 0 if 92 * not successful. 93 */ 94 int 95 read_seeprom(struct seeprom_descriptor *sd, u_int16_t *buf, 96 bus_size_t start_addr, bus_size_t count) 97 { 98 int i = 0; 99 u_int k = 0; 100 u_int16_t v; 101 u_int32_t temp; 102 103 /* 104 * Read the requested registers of the seeprom. The loop 105 * will range from 0 to count-1. 106 */ 107 for (k = start_addr; k < count + start_addr; k++) { 108 /* Send chip select for one clock cycle. */ 109 temp = sd->sd_MS ^ sd->sd_CS; 110 SEEPROM_OUTB(sd, temp ^ sd->sd_CK); 111 CLOCK_PULSE(sd, sd->sd_RDY); 112 113 /* 114 * Now we're ready to send the read command followed by the 115 * address of the 16-bit register we want to read. 116 */ 117 for (i = 0; i < seeprom_read.len; i++) { 118 if (seeprom_read.bits[i] != 0) 119 temp ^= sd->sd_DO; 120 SEEPROM_OUTB(sd, temp); 121 CLOCK_PULSE(sd, sd->sd_RDY); 122 SEEPROM_OUTB(sd, temp ^ sd->sd_CK); 123 CLOCK_PULSE(sd, sd->sd_RDY); 124 if (seeprom_read.bits[i] != 0) 125 temp ^= sd->sd_DO; 126 } 127 /* Send the 6 or 8 bit address (MSB first, LSB last). */ 128 for (i = (sd->sd_chip - 1); i >= 0; i--) { 129 if ((k & (1 << i)) != 0) 130 temp ^= sd->sd_DO; 131 SEEPROM_OUTB(sd, temp); 132 CLOCK_PULSE(sd, sd->sd_RDY); 133 SEEPROM_OUTB(sd, temp ^ sd->sd_CK); 134 CLOCK_PULSE(sd, sd->sd_RDY); 135 if ((k & (1 << i)) != 0) 136 temp ^= sd->sd_DO; 137 } 138 139 /* 140 * Now read the 16 bit register. An initial 0 precedes the 141 * register contents which begins with bit 15 (MSB) and ends 142 * with bit 0 (LSB). The initial 0 will be shifted off the 143 * top of our word as we let the loop run from 0 to 16. 144 */ 145 v = 0; 146 for (i = 16; i >= 0; i--) { 147 SEEPROM_OUTB(sd, temp); 148 CLOCK_PULSE(sd, sd->sd_RDY); 149 v <<= 1; 150 if (SEEPROM_DATA_INB(sd) & sd->sd_DI) 151 v |= 1; 152 SEEPROM_OUTB(sd, temp ^ sd->sd_CK); 153 CLOCK_PULSE(sd, sd->sd_RDY); 154 } 155 156 buf[k - start_addr] = v; 157 158 /* Reset the chip select for the next command cycle. */ 159 temp = sd->sd_MS; 160 SEEPROM_OUTB(sd, temp); 161 CLOCK_PULSE(sd, sd->sd_RDY); 162 SEEPROM_OUTB(sd, temp ^ sd->sd_CK); 163 CLOCK_PULSE(sd, sd->sd_RDY); 164 SEEPROM_OUTB(sd, temp); 165 CLOCK_PULSE(sd, sd->sd_RDY); 166 } 167 #ifdef AHC_DUMP_EEPROM 168 printf("\nSerial EEPROM:\n\t"); 169 for (k = 0; k < count; k = k + 1) { 170 if (((k % 8) == 0) && (k != 0)) { 171 printf ("\n\t"); 172 } 173 printf (" 0x%04x", buf[k]); 174 } 175 printf ("\n"); 176 #endif 177 return (1); 178 }
Cache object: 16150b3cc1548f6d84009d37d3053445
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]