FreeBSD/Linux Kernel Cross Reference
sys/dev/ic/spdmemreg.h

     /* $NetBSD: spdmemreg.h,v 1.5 2022/01/29 08:14:24 msaitoh Exp $ */
     
     /*
      * Copyright (c) 2007 Paul Goyette
      * All rights reserved.
      *
      * Redistribution and use in source and binary forms, with or without
      * modification, are permitted provided that the following conditions
      * are met:
     * 1. Redistributions of source code must retain the above copyright
     *    notice, this list of conditions and the following disclaimer.
     * 2. Redistributions in binary form must reproduce the above copyright
     *    notice, this list of conditions and the following disclaimer in the
     *    documentation and/or other materials provided with the distribution.
     * 3. The name of the author may not be used to endorse or promote products
     *    derived from this software without specific prior written permission.
     *
     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS
     * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     * POSSIBILITY OF SUCH DAMAGE.
     */
    
    /* possible values for the memory type */
    #define SPDMEM_MEMTYPE_FPM              0x01
    #define SPDMEM_MEMTYPE_EDO              0x02
    #define SPDMEM_MEMTYPE_PIPE_NIBBLE      0x03
    #define SPDMEM_MEMTYPE_SDRAM            0x04
    #define SPDMEM_MEMTYPE_ROM              0x05
    #define SPDMEM_MEMTYPE_DDRSGRAM         0x06
    #define SPDMEM_MEMTYPE_DDRSDRAM         0x07
    #define SPDMEM_MEMTYPE_DDR2SDRAM        0x08
    #define SPDMEM_MEMTYPE_FBDIMM           0x09
    #define SPDMEM_MEMTYPE_FBDIMM_PROBE     0x0A
    #define SPDMEM_MEMTYPE_DDR3SDRAM        0x0B
    #define SPDMEM_MEMTYPE_DDR4SDRAM        0x0C
    #define SPDMEM_MEMTYPE_DDR4ESDRAM       0x0E
    #define SPDMEM_MEMTYPE_LPDDR3SDRAM      0x0F
    #define SPDMEM_MEMTYPE_LPDDR4SDRAM      0x10
    #define SPDMEM_MEMTYPE_LPDDR4XSDRAM     0x11
    #define SPDMEM_MEMTYPE_DDR5SDRAM        0x12
    
    #define SPDMEM_MEMTYPE_RAMBUS           0x11
    #define SPDMEM_MEMTYPE_DIRECTRAMBUS     0x01
    
    /* Encodings of the size used/total byte for certain memory types    */
    #define SPDMEM_SPDSIZE_MASK             0x0F    /* SPD EEPROM Size   */
    
    #define SPDMEM_SPDLEN_128               0x00    /* SPD EEPROM Sizes  */
    #define SPDMEM_SPDLEN_176               0x10
    #define SPDMEM_SPDLEN_256               0x20
    #define SPDMEM_SPDLEN_MASK              0x70    /* Bits 4 - 6        */
    
    #define SPDMEM_SPDCRC_116               0x80    /* CRC Bytes covered */
    #define SPDMEM_SPDCRC_125               0x00
    #define SPDMEM_SPDCRC_MASK              0x80    /* Bit 7             */
    
    /* possible values for the supply voltage */
    #define SPDMEM_VOLTAGE_TTL_5V           0x00
    #define SPDMEM_VOLTAGE_TTL_LV           0x01
    #define SPDMEM_VOLTAGE_HSTTL_1_5V       0x02
    #define SPDMEM_VOLTAGE_SSTL_3_3V        0x03
    #define SPDMEM_VOLTAGE_SSTL_2_5V        0x04
    #define SPDMEM_VOLTAGE_SSTL_1_8V        0x05
    
    /* possible values for module configuration */
    #define SPDMEM_MODCONFIG_PARITY         0x01
    #define SPDMEM_MODCONFIG_ECC            0x02
    
    /* for DDR2, module configuration is a bit-mask field */
    #define SPDMEM_MODCONFIG_HAS_DATA_PARITY        0x01
    #define SPDMEM_MODCONFIG_HAS_DATA_ECC           0x02
    #define SPDMEM_MODCONFIG_HAS_ADDR_CMD_PARITY    0x04
    
    /* possible values for the refresh field */
    #define SPDMEM_REFRESH_STD              0x00
    #define SPDMEM_REFRESH_QUARTER          0x01
    #define SPDMEM_REFRESH_HALF             0x02
    #define SPDMEM_REFRESH_TWOX             0x03
    #define SPDMEM_REFRESH_FOURX            0x04
    #define SPDMEM_REFRESH_EIGHTX           0x05
    #define SPDMEM_REFRESH_SELFREFRESH      0x80
    
    /* superset types */
    #define SPDMEM_SUPERSET_ESDRAM          0x01
    #define SPDMEM_SUPERSET_DDR_ESDRAM      0x02
    #define SPDMEM_SUPERSET_EDO_PEM         0x03
    #define SPDMEM_SUPERSET_SDRAM_PEM       0x04
    
    /* bit masks for "registered" module attribute */
    #define SPDMEM_SDR_MASK_REG             0x02
    #define SPDMEM_DDR_MASK_REG             0x02
   #define SPDMEM_DDR2_MASK_REG            0x05
   
   #define SPDMEM_DDR3_TYPE_RDIMM          0x01
   #define SPDMEM_DDR3_TYPE_UDIMM          0x02
   #define SPDMEM_DDR3_TYPE_SODIMM         0x03
   #define SPDMEM_DDR3_TYPE_MICRODIMM      0x04
   #define SPDMEM_DDR3_TYPE_MINI_RDIMM     0x05
   #define SPDMEM_DDR3_TYPE_MINI_UDIMM     0x06
   
   #define SPDMEM_DDR4_TYPE_EXTENDED       0x00
   #define SPDMEM_DDR4_TYPE_RDIMM          0x01
   #define SPDMEM_DDR4_TYPE_UDIMM          0x02
   #define SPDMEM_DDR4_TYPE_SODIMM         0x03
   #define SPDMEM_DDR4_TYPE_LRDIMM         0x04
   #define SPDMEM_DDR4_TYPE_MINI_RDIMM     0x05
   #define SPDMEM_DDR4_TYPE_MINI_UDIMM     0x06
   #define SPDMEM_DDR4_TYPE_RESERVED1      0x07
   #define SPDMEM_DDR4_TYPE_72B_SO_RDIMM   0x08
   #define SPDMEM_DDR4_TYPE_72B_SO_UDIMM   0x09
   /* not defined                          0x0a */
   #define SPDMEM_DDR4_TYPE_RESERVED2      0x0b
   #define SPDMEM_DDR4_TYPE_16B_SO_DIMM    0x0c
   #define SPDMEM_DDR4_TYPE_32B_SO_DIMM    0x0d
   #define SPDMEM_DDR4_TYPE_RESERVED3      0x0e
   /* not defined                          0x0f */

Cache object: b62e89ee2372b06422f1096e89338e62