ichsmb_pci.c

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 /*-
    2  * ichsmb_pci.c
    3  *
    4  * Author: Archie Cobbs <archie@freebsd.org>
    5  * Copyright (c) 2000 Whistle Communications, Inc.
    6  * All rights reserved.
    7  * Author: Archie Cobbs <archie@freebsd.org>
    8  * 
    9  * Subject to the following obligations and disclaimer of warranty, use and
   10  * redistribution of this software, in source or object code forms, with or
   11  * without modifications are expressly permitted by Whistle Communications;
   12  * provided, however, that:
   13  * 1. Any and all reproductions of the source or object code must include the
   14  *    copyright notice above and the following disclaimer of warranties; and
   15  * 2. No rights are granted, in any manner or form, to use Whistle
   16  *    Communications, Inc. trademarks, including the mark "WHISTLE
   17  *    COMMUNICATIONS" on advertising, endorsements, or otherwise except as
   18  *    such appears in the above copyright notice or in the software.
   19  * 
   20  * THIS SOFTWARE IS BEING PROVIDED BY WHISTLE COMMUNICATIONS "AS IS", AND
   21  * TO THE MAXIMUM EXTENT PERMITTED BY LAW, WHISTLE COMMUNICATIONS MAKES NO
   22  * REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, REGARDING THIS SOFTWARE,
   23  * INCLUDING WITHOUT LIMITATION, ANY AND ALL IMPLIED WARRANTIES OF
   24  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
   25  * WHISTLE COMMUNICATIONS DOES NOT WARRANT, GUARANTEE, OR MAKE ANY
   26  * REPRESENTATIONS REGARDING THE USE OF, OR THE RESULTS OF THE USE OF THIS
   27  * SOFTWARE IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY OR OTHERWISE.
   28  * IN NO EVENT SHALL WHISTLE COMMUNICATIONS BE LIABLE FOR ANY DAMAGES
   29  * RESULTING FROM OR ARISING OUT OF ANY USE OF THIS SOFTWARE, INCLUDING
   30  * WITHOUT LIMITATION, ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
   31  * PUNITIVE, OR CONSEQUENTIAL DAMAGES, PROCUREMENT OF SUBSTITUTE GOODS OR
   32  * SERVICES, LOSS OF USE, DATA OR PROFITS, HOWEVER CAUSED AND UNDER ANY
   33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   35  * THIS SOFTWARE, EVEN IF WHISTLE COMMUNICATIONS IS ADVISED OF THE POSSIBILITY
   36  * OF SUCH DAMAGE.
   37  */
   38 
   39 #include <sys/cdefs.h>
   40 __FBSDID("$FreeBSD: releng/9.0/sys/dev/ichsmb/ichsmb_pci.c 224745 2011-08-09 20:55:54Z attilio $");
   41 
   42 /*
   43  * Support for the SMBus controller logical device which is part of the
   44  * Intel 81801AA/AB/BA/CA/DC/EB (ICH/ICH[02345]) I/O controller hub chips.
   45  */
   46 
   47 #include <sys/param.h>
   48 #include <sys/systm.h>
   49 #include <sys/kernel.h>
   50 #include <sys/module.h>
   51 #include <sys/errno.h>
   52 #include <sys/lock.h>
   53 #include <sys/mutex.h>
   54 #include <sys/syslog.h>
   55 #include <sys/bus.h>
   56 
   57 #include <machine/bus.h>
   58 #include <sys/rman.h>
   59 #include <machine/resource.h>
   60 
   61 #include <dev/pci/pcivar.h>
   62 #include <dev/pci/pcireg.h>
   63 
   64 #include <dev/smbus/smbconf.h>
   65 
   66 #include <dev/ichsmb/ichsmb_var.h>
   67 #include <dev/ichsmb/ichsmb_reg.h>
   68 
   69 /* PCI unique identifiers */
   70 #define ID_82801AA                      0x24138086
   71 #define ID_82801AB                      0x24238086
   72 #define ID_82801BA                      0x24438086
   73 #define ID_82801CA                      0x24838086
   74 #define ID_82801DC                      0x24C38086
   75 #define ID_82801EB                      0x24D38086
   76 #define ID_82801FB                      0x266A8086
   77 #define ID_82801GB                      0x27da8086
   78 #define ID_82801H                       0x283e8086
   79 #define ID_82801I                       0x29308086
   80 #define ID_82801JI                      0x3a308086
   81 #define ID_PCH                          0x3b308086
   82 #define ID_6300ESB                      0x25a48086
   83 #define ID_631xESB                      0x269b8086
   84 #define ID_DH89XXCC                     0x23308086
   85 #define ID_PATSBURG                     0x1d228086
   86 #define ID_CPT                          0x1c228086
   87 #define ID_PPT                          0x1e228086
   88 
   89 #define PCIS_SERIALBUS_SMBUS_PROGIF     0x00
   90 
   91 /* Internal functions */
   92 static int      ichsmb_pci_probe(device_t dev);
   93 static int      ichsmb_pci_attach(device_t dev);
   94 /*Use generic one for now*/
   95 #if 0
   96 static int      ichsmb_pci_detach(device_t dev);
   97 #endif
   98 
   99 /* Device methods */
  100 static device_method_t ichsmb_pci_methods[] = {
  101         /* Device interface */
  102         DEVMETHOD(device_probe, ichsmb_pci_probe),
  103         DEVMETHOD(device_attach, ichsmb_pci_attach),
  104         DEVMETHOD(device_detach, ichsmb_detach),
  105 
  106         /* Bus methods */
  107         DEVMETHOD(bus_print_child, bus_generic_print_child),
  108 
  109         /* SMBus methods */
  110         DEVMETHOD(smbus_callback, ichsmb_callback),
  111         DEVMETHOD(smbus_quick, ichsmb_quick),
  112         DEVMETHOD(smbus_sendb, ichsmb_sendb),
  113         DEVMETHOD(smbus_recvb, ichsmb_recvb),
  114         DEVMETHOD(smbus_writeb, ichsmb_writeb),
  115         DEVMETHOD(smbus_writew, ichsmb_writew),
  116         DEVMETHOD(smbus_readb, ichsmb_readb),
  117         DEVMETHOD(smbus_readw, ichsmb_readw),
  118         DEVMETHOD(smbus_pcall, ichsmb_pcall),
  119         DEVMETHOD(smbus_bwrite, ichsmb_bwrite),
  120         DEVMETHOD(smbus_bread, ichsmb_bread),
  121         { 0, 0 }
  122 };
  123 
  124 static driver_t ichsmb_pci_driver = {
  125         "ichsmb",
  126         ichsmb_pci_methods,
  127         sizeof(struct ichsmb_softc)
  128 };
  129 
  130 static devclass_t ichsmb_pci_devclass;
  131 
  132 DRIVER_MODULE(ichsmb, pci, ichsmb_pci_driver, ichsmb_pci_devclass, 0, 0);
  133 
  134 static int
  135 ichsmb_pci_probe(device_t dev)
  136 {
  137         /* Check PCI identifier */
  138         switch (pci_get_devid(dev)) {
  139         case ID_82801AA:
  140                 device_set_desc(dev, "Intel 82801AA (ICH) SMBus controller");
  141                 break;
  142         case ID_82801AB:
  143                 device_set_desc(dev, "Intel 82801AB (ICH0) SMBus controller");
  144                 break;
  145         case ID_82801BA:
  146                 device_set_desc(dev, "Intel 82801BA (ICH2) SMBus controller");
  147                 break;
  148         case ID_82801CA:
  149                 device_set_desc(dev, "Intel 82801CA (ICH3) SMBus controller");
  150                 break;
  151         case ID_82801DC:
  152                 device_set_desc(dev, "Intel 82801DC (ICH4) SMBus controller");
  153                 break;
  154         case ID_82801EB:
  155                 device_set_desc(dev, "Intel 82801EB (ICH5) SMBus controller");
  156                 break;
  157         case ID_82801FB:
  158                 device_set_desc(dev, "Intel 82801FB (ICH6) SMBus controller");
  159                 break;
  160         case ID_82801GB:
  161                 device_set_desc(dev, "Intel 82801GB (ICH7) SMBus controller");
  162                 break;
  163         case ID_82801H:
  164                 device_set_desc(dev, "Intel 82801H (ICH8) SMBus controller");
  165                 break;
  166         case ID_82801I:
  167                 device_set_desc(dev, "Intel 82801I (ICH9) SMBus controller");
  168                 break;
  169         case ID_82801JI:
  170                 device_set_desc(dev, "Intel 82801JI (ICH10) SMBus controller");
  171                 break;
  172         case ID_PCH:
  173                 device_set_desc(dev, "Intel PCH SMBus controller");
  174                 break;
  175         case ID_6300ESB:
  176                 device_set_desc(dev, "Intel 6300ESB (ICH) SMBus controller");
  177                 break;
  178         case ID_631xESB:
  179                 device_set_desc(dev, "Intel 631xESB/6321ESB (ESB2) SMBus controller");
  180                 break;
  181         case ID_DH89XXCC:
  182                 device_set_desc(dev, "Intel DH89xxCC SMBus controller");
  183                 break;
  184         case ID_PATSBURG:
  185                 device_set_desc(dev, "Intel Patsburg SMBus controller");
  186                 break;
  187         case ID_CPT:
  188                 device_set_desc(dev, "Intel Cougar Point SMBus controller");
  189                 break;
  190         case ID_PPT:
  191                 device_set_desc(dev, "Intel Panther Point SMBus controller");
  192                 break;
  193         default:
  194                 return (ENXIO);
  195         }
  196 
  197         /* Done */
  198         return (ichsmb_probe(dev));
  199 }
  200 
  201 static int
  202 ichsmb_pci_attach(device_t dev)
  203 {
  204         const sc_p sc = device_get_softc(dev);
  205         int error;
  206 
  207         /* Initialize private state */
  208         bzero(sc, sizeof(*sc));
  209         sc->ich_cmd = -1;
  210         sc->dev = dev;
  211 
  212         /* Allocate an I/O range */
  213         sc->io_rid = ICH_SMB_BASE;
  214         sc->io_res = bus_alloc_resource(dev, SYS_RES_IOPORT,
  215             &sc->io_rid, 0, ~0, 16, RF_ACTIVE);
  216         if (sc->io_res == NULL)
  217                 sc->io_res = bus_alloc_resource(dev, SYS_RES_IOPORT,
  218                     &sc->io_rid, 0ul, ~0ul, 32, RF_ACTIVE);
  219         if (sc->io_res == NULL) {
  220                 device_printf(dev, "can't map I/O\n");
  221                 error = ENXIO;
  222                 goto fail;
  223         }
  224 
  225         /* Allocate interrupt */
  226         sc->irq_rid = 0;
  227         sc->irq_res = bus_alloc_resource_any(dev, SYS_RES_IRQ,
  228             &sc->irq_rid, RF_ACTIVE | RF_SHAREABLE);
  229         if (sc->irq_res == NULL) {
  230                 device_printf(dev, "can't get IRQ\n");
  231                 error = ENXIO;
  232                 goto fail;
  233         }
  234 
  235         /* Enable device */
  236         pci_write_config(dev, ICH_HOSTC, ICH_HOSTC_HST_EN, 1);
  237 
  238         /* Done */
  239         error = ichsmb_attach(dev);
  240         if (error)
  241                 goto fail;
  242         return (0);
  243 
  244 fail:
  245         /* Attach failed, release resources */
  246         ichsmb_release_resources(sc);
  247         return (error);
  248 }
  249 
  250 
  251 MODULE_DEPEND(ichsmb, pci, 1, 1, 1);
  252 MODULE_DEPEND(ichsmb, smbus, SMBUS_MINVER, SMBUS_PREFVER, SMBUS_MAXVER);
  253 MODULE_VERSION(ichsmb, 1);

Cache object: 515ea523159eabfb984fe1b6b2460331

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/dev/ichsmb/ichsmb_pci.c

FreeBSD/Linux Kernel Cross Reference
sys/dev/ichsmb/ichsmb_pci.c