FreeBSD/Linux Kernel Cross Reference
sys/dev/ixgbe/ixgbe_dcb_82599.h

     /******************************************************************************
       SPDX-License-Identifier: BSD-3-Clause
     
       Copyright (c) 2001-2020, Intel Corporation
       All rights reserved.
     
       Redistribution and use in source and binary forms, with or without
       modification, are permitted provided that the following conditions are met:
     
       1. Redistributions of source code must retain the above copyright notice,
          this list of conditions and the following disclaimer.
    
       2. Redistributions in binary form must reproduce the above copyright
          notice, this list of conditions and the following disclaimer in the
          documentation and/or other materials provided with the distribution.
    
       3. Neither the name of the Intel Corporation nor the names of its
          contributors may be used to endorse or promote products derived from
          this software without specific prior written permission.
    
      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
      AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
      IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
      ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
      LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
      CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
      SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
      INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
      CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
      ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
      POSSIBILITY OF SUCH DAMAGE.
    
    ******************************************************************************/
    /*$FreeBSD$*/
    
    #ifndef _IXGBE_DCB_82599_H_
    #define _IXGBE_DCB_82599_H_
    
    /* DCB register definitions */
    #define IXGBE_RTTDCS_TDPAC      0x00000001 /* 0 Round Robin,
                                                * 1 WSP - Weighted Strict Priority
                                                */
    #define IXGBE_RTTDCS_VMPAC      0x00000002 /* 0 Round Robin,
                                                * 1 WRR - Weighted Round Robin
                                                */
    #define IXGBE_RTTDCS_TDRM       0x00000010 /* Transmit Recycle Mode */
    #define IXGBE_RTTDCS_BDPM       0x00400000 /* Bypass Data Pipe - must clear! */
    #define IXGBE_RTTDCS_BPBFSM     0x00800000 /* Bypass PB Free Space - must
                                                 * clear!
                                                 */
    #define IXGBE_RTTDCS_SPEED_CHG  0x80000000 /* Link speed change */
    
    /* Receive UP2TC mapping */
    #define IXGBE_RTRUP2TC_UP_SHIFT 3
    #define IXGBE_RTRUP2TC_UP_MASK  7
    /* Transmit UP2TC mapping */
    #define IXGBE_RTTUP2TC_UP_SHIFT 3
    
    #define IXGBE_RTRPT4C_MCL_SHIFT 12 /* Offset to Max Credit Limit setting */
    #define IXGBE_RTRPT4C_BWG_SHIFT 9  /* Offset to BWG index */
    #define IXGBE_RTRPT4C_GSP       0x40000000 /* GSP enable bit */
    #define IXGBE_RTRPT4C_LSP       0x80000000 /* LSP enable bit */
    
    #define IXGBE_RDRXCTL_MPBEN     0x00000010 /* DMA config for multiple packet
                                                * buffers enable
                                                */
    #define IXGBE_RDRXCTL_MCEN      0x00000040 /* DMA config for multiple cores
                                                * (RSS) enable
                                                */
    
    /* RTRPCS Bit Masks */
    #define IXGBE_RTRPCS_RRM        0x00000002 /* Receive Recycle Mode enable */
    /* Receive Arbitration Control: 0 Round Robin, 1 DFP */
    #define IXGBE_RTRPCS_RAC        0x00000004
    #define IXGBE_RTRPCS_ARBDIS     0x00000040 /* Arbitration disable bit */
    
    /* RTTDT2C Bit Masks */
    #define IXGBE_RTTDT2C_MCL_SHIFT 12
    #define IXGBE_RTTDT2C_BWG_SHIFT 9
    #define IXGBE_RTTDT2C_GSP       0x40000000
    #define IXGBE_RTTDT2C_LSP       0x80000000
    
    #define IXGBE_RTTPT2C_MCL_SHIFT 12
    #define IXGBE_RTTPT2C_BWG_SHIFT 9
    #define IXGBE_RTTPT2C_GSP       0x40000000
    #define IXGBE_RTTPT2C_LSP       0x80000000
    
    /* RTTPCS Bit Masks */
    #define IXGBE_RTTPCS_TPPAC      0x00000020 /* 0 Round Robin,
                                                * 1 SP - Strict Priority
                                                */
    #define IXGBE_RTTPCS_ARBDIS     0x00000040 /* Arbiter disable */
    #define IXGBE_RTTPCS_TPRM       0x00000100 /* Transmit Recycle Mode enable */
    #define IXGBE_RTTPCS_ARBD_SHIFT 22
    #define IXGBE_RTTPCS_ARBD_DCB   0x4 /* Arbitration delay in DCB mode */
    
    #define IXGBE_TXPBTHRESH_DCB    0xA /* THRESH value for DCB mode */
    
    /* SECTXMINIFG DCB */
   #define IXGBE_SECTX_DCB         0x00001F00 /* DCB TX Buffer SEC IFG */
   
   /* BCN register definitions */
   #define IXGBE_RTTBCNRC_RF_INT_SHIFT     14
   #define IXGBE_RTTBCNRC_RS_ENA           0x80000000
   
   #define IXGBE_RTTBCNCR_MNG_CMTGI        0x00000001
   #define IXGBE_RTTBCNCR_MGN_BCNA_MODE    0x00000002
   #define IXGBE_RTTBCNCR_RSV7_11_SHIFT    5
   #define IXGBE_RTTBCNCR_G                0x00000400
   #define IXGBE_RTTBCNCR_I                0x00000800
   #define IXGBE_RTTBCNCR_H                0x00001000
   #define IXGBE_RTTBCNCR_VER_SHIFT        14
   #define IXGBE_RTTBCNCR_CMT_ETH_SHIFT    16
   
   #define IXGBE_RTTBCNACL_SMAC_L_SHIFT    16
   
   #define IXGBE_RTTBCNTG_BCNA_MODE        0x80000000
   
   #define IXGBE_RTTBCNRTT_TS_SHIFT        3
   #define IXGBE_RTTBCNRTT_TXQ_IDX_SHIFT   16
   
   #define IXGBE_RTTBCNRD_BCN_CLEAR_ALL    0x00000002
   #define IXGBE_RTTBCNRD_DRIFT_FAC_SHIFT  2
   #define IXGBE_RTTBCNRD_DRIFT_INT_SHIFT  16
   #define IXGBE_RTTBCNRD_DRIFT_ENA        0x80000000
   
   
   /* DCB driver APIs */
   
   /* DCB PFC */
   s32 ixgbe_dcb_config_pfc_82599(struct ixgbe_hw *, u8, u8 *);
   
   /* DCB stats */
   s32 ixgbe_dcb_config_tc_stats_82599(struct ixgbe_hw *,
                                       struct ixgbe_dcb_config *);
   s32 ixgbe_dcb_get_tc_stats_82599(struct ixgbe_hw *,
                                    struct ixgbe_hw_stats *, u8);
   s32 ixgbe_dcb_get_pfc_stats_82599(struct ixgbe_hw *,
                                     struct ixgbe_hw_stats *, u8);
   
   /* DCB config arbiters */
   s32 ixgbe_dcb_config_tx_desc_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *,
                                              u8 *, u8 *);
   s32 ixgbe_dcb_config_tx_data_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *,
                                              u8 *, u8 *, u8 *);
   s32 ixgbe_dcb_config_rx_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *, u8 *,
                                         u8 *, u8 *);
   
   /* DCB initialization */
   s32 ixgbe_dcb_config_82599(struct ixgbe_hw *,
                              struct ixgbe_dcb_config *);
   
   s32 ixgbe_dcb_hw_config_82599(struct ixgbe_hw *, int, u16 *, u16 *, u8 *,
                                 u8 *, u8 *);
   #endif /* _IXGBE_DCB_82959_H_ */

Cache object: fdd3686bf240852f6d209d57ec174589