1 /******************************************************************************
2 SPDX-License-Identifier: BSD-3-Clause
3
4 Copyright (c) 2001-2020, Intel Corporation
5 All rights reserved.
6
7 Redistribution and use in source and binary forms, with or without
8 modification, are permitted provided that the following conditions are met:
9
10 1. Redistributions of source code must retain the above copyright notice,
11 this list of conditions and the following disclaimer.
12
13 2. Redistributions in binary form must reproduce the above copyright
14 notice, this list of conditions and the following disclaimer in the
15 documentation and/or other materials provided with the distribution.
16
17 3. Neither the name of the Intel Corporation nor the names of its
18 contributors may be used to endorse or promote products derived from
19 this software without specific prior written permission.
20
21 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
25 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31 POSSIBILITY OF SUCH DAMAGE.
32
33 ******************************************************************************/
34 /*$FreeBSD$*/
35
36
37 #include "ixgbe.h"
38
39 #define IXGBE_VFWRITE_REG IXGBE_WRITE_REG
40 #define IXGBE_VFREAD_REG IXGBE_READ_REG
41
42 /**
43 * ixgbe_init_ops_vf - Initialize the pointers for vf
44 * @hw: pointer to hardware structure
45 *
46 * This will assign function pointers, adapter-specific functions can
47 * override the assignment of generic function pointers by assigning
48 * their own adapter-specific function pointers.
49 * Does not touch the hardware.
50 **/
51 s32 ixgbe_init_ops_vf(struct ixgbe_hw *hw)
52 {
53 /* MAC */
54 hw->mac.ops.init_hw = ixgbe_init_hw_vf;
55 hw->mac.ops.reset_hw = ixgbe_reset_hw_vf;
56 hw->mac.ops.start_hw = ixgbe_start_hw_vf;
57 /* Cannot clear stats on VF */
58 hw->mac.ops.clear_hw_cntrs = NULL;
59 hw->mac.ops.get_media_type = NULL;
60 hw->mac.ops.get_mac_addr = ixgbe_get_mac_addr_vf;
61 hw->mac.ops.stop_adapter = ixgbe_stop_adapter_vf;
62 hw->mac.ops.get_bus_info = NULL;
63 hw->mac.ops.negotiate_api_version = ixgbevf_negotiate_api_version;
64
65 /* Link */
66 hw->mac.ops.setup_link = ixgbe_setup_mac_link_vf;
67 hw->mac.ops.check_link = ixgbe_check_mac_link_vf;
68 hw->mac.ops.get_link_capabilities = NULL;
69
70 /* RAR, Multicast, VLAN */
71 hw->mac.ops.set_rar = ixgbe_set_rar_vf;
72 hw->mac.ops.set_uc_addr = ixgbevf_set_uc_addr_vf;
73 hw->mac.ops.init_rx_addrs = NULL;
74 hw->mac.ops.update_mc_addr_list = ixgbe_update_mc_addr_list_vf;
75 hw->mac.ops.update_xcast_mode = ixgbevf_update_xcast_mode;
76 hw->mac.ops.get_link_state = ixgbe_get_link_state_vf;
77 hw->mac.ops.enable_mc = NULL;
78 hw->mac.ops.disable_mc = NULL;
79 hw->mac.ops.clear_vfta = NULL;
80 hw->mac.ops.set_vfta = ixgbe_set_vfta_vf;
81 hw->mac.ops.set_rlpml = ixgbevf_rlpml_set_vf;
82
83 hw->mac.max_tx_queues = 1;
84 hw->mac.max_rx_queues = 1;
85
86 hw->mbx.ops.init_params = ixgbe_init_mbx_params_vf;
87
88 return IXGBE_SUCCESS;
89 }
90
91 /* ixgbe_virt_clr_reg - Set register to default (power on) state.
92 * @hw: pointer to hardware structure
93 */
94 static void ixgbe_virt_clr_reg(struct ixgbe_hw *hw)
95 {
96 int i;
97 u32 vfsrrctl;
98 u32 vfdca_rxctrl;
99 u32 vfdca_txctrl;
100
101 /* VRSRRCTL default values (BSIZEPACKET = 2048, BSIZEHEADER = 256) */
102 vfsrrctl = 0x100 << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT;
103 vfsrrctl |= 0x800 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
104
105 /* DCA_RXCTRL default value */
106 vfdca_rxctrl = IXGBE_DCA_RXCTRL_DESC_RRO_EN |
107 IXGBE_DCA_RXCTRL_DATA_WRO_EN |
108 IXGBE_DCA_RXCTRL_HEAD_WRO_EN;
109
110 /* DCA_TXCTRL default value */
111 vfdca_txctrl = IXGBE_DCA_TXCTRL_DESC_RRO_EN |
112 IXGBE_DCA_TXCTRL_DESC_WRO_EN |
113 IXGBE_DCA_TXCTRL_DATA_RRO_EN;
114
115 IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, 0);
116
117 for (i = 0; i < 8; i++) {
118 IXGBE_WRITE_REG(hw, IXGBE_VFRDH(i), 0);
119 IXGBE_WRITE_REG(hw, IXGBE_VFRDT(i), 0);
120 IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(i), 0);
121 IXGBE_WRITE_REG(hw, IXGBE_VFSRRCTL(i), vfsrrctl);
122 IXGBE_WRITE_REG(hw, IXGBE_VFTDH(i), 0);
123 IXGBE_WRITE_REG(hw, IXGBE_VFTDT(i), 0);
124 IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(i), 0);
125 IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAH(i), 0);
126 IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAL(i), 0);
127 IXGBE_WRITE_REG(hw, IXGBE_VFDCA_RXCTRL(i), vfdca_rxctrl);
128 IXGBE_WRITE_REG(hw, IXGBE_VFDCA_TXCTRL(i), vfdca_txctrl);
129 }
130
131 IXGBE_WRITE_FLUSH(hw);
132 }
133
134 /**
135 * ixgbe_start_hw_vf - Prepare hardware for Tx/Rx
136 * @hw: pointer to hardware structure
137 *
138 * Starts the hardware by filling the bus info structure and media type, clears
139 * all on chip counters, initializes receive address registers, multicast
140 * table, VLAN filter table, calls routine to set up link and flow control
141 * settings, and leaves transmit and receive units disabled and uninitialized
142 **/
143 s32 ixgbe_start_hw_vf(struct ixgbe_hw *hw)
144 {
145 /* Clear adapter stopped flag */
146 hw->adapter_stopped = false;
147
148 return IXGBE_SUCCESS;
149 }
150
151 /**
152 * ixgbe_init_hw_vf - virtual function hardware initialization
153 * @hw: pointer to hardware structure
154 *
155 * Initialize the hardware by resetting the hardware and then starting
156 * the hardware
157 **/
158 s32 ixgbe_init_hw_vf(struct ixgbe_hw *hw)
159 {
160 s32 status = hw->mac.ops.start_hw(hw);
161
162 hw->mac.ops.get_mac_addr(hw, hw->mac.addr);
163
164 return status;
165 }
166
167 /**
168 * ixgbe_reset_hw_vf - Performs hardware reset
169 * @hw: pointer to hardware structure
170 *
171 * Resets the hardware by resetting the transmit and receive units, masks and
172 * clears all interrupts.
173 **/
174 s32 ixgbe_reset_hw_vf(struct ixgbe_hw *hw)
175 {
176 struct ixgbe_mbx_info *mbx = &hw->mbx;
177 u32 timeout = IXGBE_VF_INIT_TIMEOUT;
178 s32 ret_val = IXGBE_ERR_INVALID_MAC_ADDR;
179 u32 msgbuf[IXGBE_VF_PERMADDR_MSG_LEN];
180 u8 *addr = (u8 *)(&msgbuf[1]);
181
182 DEBUGFUNC("ixgbevf_reset_hw_vf");
183
184 /* Call adapter stop to disable tx/rx and clear interrupts */
185 hw->mac.ops.stop_adapter(hw);
186
187 /* reset the api version */
188 hw->api_version = ixgbe_mbox_api_10;
189
190 DEBUGOUT("Issuing a function level reset to MAC\n");
191
192 IXGBE_VFWRITE_REG(hw, IXGBE_VFCTRL, IXGBE_CTRL_RST);
193 IXGBE_WRITE_FLUSH(hw);
194
195 msec_delay(50);
196
197 /* we cannot reset while the RSTI / RSTD bits are asserted */
198 while (!mbx->ops.check_for_rst(hw, 0) && timeout) {
199 timeout--;
200 usec_delay(5);
201 }
202
203 if (!timeout)
204 return IXGBE_ERR_RESET_FAILED;
205
206 /* Reset VF registers to initial values */
207 ixgbe_virt_clr_reg(hw);
208
209 /* mailbox timeout can now become active */
210 mbx->timeout = IXGBE_VF_MBX_INIT_TIMEOUT;
211
212 msgbuf[0] = IXGBE_VF_RESET;
213 mbx->ops.write_posted(hw, msgbuf, 1, 0);
214
215 msec_delay(10);
216
217 /*
218 * set our "perm_addr" based on info provided by PF
219 * also set up the mc_filter_type which is piggy backed
220 * on the mac address in word 3
221 */
222 ret_val = mbx->ops.read_posted(hw, msgbuf,
223 IXGBE_VF_PERMADDR_MSG_LEN, 0);
224 if (ret_val)
225 return ret_val;
226
227 if (msgbuf[0] != (IXGBE_VF_RESET | IXGBE_VT_MSGTYPE_ACK) &&
228 msgbuf[0] != (IXGBE_VF_RESET | IXGBE_VT_MSGTYPE_NACK))
229 return IXGBE_ERR_INVALID_MAC_ADDR;
230
231 if (msgbuf[0] == (IXGBE_VF_RESET | IXGBE_VT_MSGTYPE_ACK))
232 memcpy(hw->mac.perm_addr, addr, IXGBE_ETH_LENGTH_OF_ADDRESS);
233
234 hw->mac.mc_filter_type = msgbuf[IXGBE_VF_MC_TYPE_WORD];
235
236 return ret_val;
237 }
238
239 /**
240 * ixgbe_stop_adapter_vf - Generic stop Tx/Rx units
241 * @hw: pointer to hardware structure
242 *
243 * Sets the adapter_stopped flag within ixgbe_hw struct. Clears interrupts,
244 * disables transmit and receive units. The adapter_stopped flag is used by
245 * the shared code and drivers to determine if the adapter is in a stopped
246 * state and should not touch the hardware.
247 **/
248 s32 ixgbe_stop_adapter_vf(struct ixgbe_hw *hw)
249 {
250 u32 reg_val;
251 u16 i;
252
253 /*
254 * Set the adapter_stopped flag so other driver functions stop touching
255 * the hardware
256 */
257 hw->adapter_stopped = true;
258
259 /* Clear interrupt mask to stop from interrupts being generated */
260 IXGBE_VFWRITE_REG(hw, IXGBE_VTEIMC, IXGBE_VF_IRQ_CLEAR_MASK);
261
262 /* Clear any pending interrupts, flush previous writes */
263 IXGBE_VFREAD_REG(hw, IXGBE_VTEICR);
264
265 /* Disable the transmit unit. Each queue must be disabled. */
266 for (i = 0; i < hw->mac.max_tx_queues; i++)
267 IXGBE_VFWRITE_REG(hw, IXGBE_VFTXDCTL(i), IXGBE_TXDCTL_SWFLSH);
268
269 /* Disable the receive unit by stopping each queue */
270 for (i = 0; i < hw->mac.max_rx_queues; i++) {
271 reg_val = IXGBE_VFREAD_REG(hw, IXGBE_VFRXDCTL(i));
272 reg_val &= ~IXGBE_RXDCTL_ENABLE;
273 IXGBE_VFWRITE_REG(hw, IXGBE_VFRXDCTL(i), reg_val);
274 }
275 /* Clear packet split and pool config */
276 IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, 0);
277
278 /* flush all queues disables */
279 IXGBE_WRITE_FLUSH(hw);
280 msec_delay(2);
281
282 return IXGBE_SUCCESS;
283 }
284
285 /**
286 * ixgbe_mta_vector - Determines bit-vector in multicast table to set
287 * @hw: pointer to hardware structure
288 * @mc_addr: the multicast address
289 *
290 * Extracts the 12 bits, from a multicast address, to determine which
291 * bit-vector to set in the multicast table. The hardware uses 12 bits, from
292 * incoming rx multicast addresses, to determine the bit-vector to check in
293 * the MTA. Which of the 4 combination, of 12-bits, the hardware uses is set
294 * by the MO field of the MCSTCTRL. The MO field is set during initialization
295 * to mc_filter_type.
296 **/
297 static s32 ixgbe_mta_vector(struct ixgbe_hw *hw, u8 *mc_addr)
298 {
299 u32 vector = 0;
300
301 switch (hw->mac.mc_filter_type) {
302 case 0: /* use bits [47:36] of the address */
303 vector = ((mc_addr[4] >> 4) | (((u16)mc_addr[5]) << 4));
304 break;
305 case 1: /* use bits [46:35] of the address */
306 vector = ((mc_addr[4] >> 3) | (((u16)mc_addr[5]) << 5));
307 break;
308 case 2: /* use bits [45:34] of the address */
309 vector = ((mc_addr[4] >> 2) | (((u16)mc_addr[5]) << 6));
310 break;
311 case 3: /* use bits [43:32] of the address */
312 vector = ((mc_addr[4]) | (((u16)mc_addr[5]) << 8));
313 break;
314 default: /* Invalid mc_filter_type */
315 DEBUGOUT("MC filter type param set incorrectly\n");
316 ASSERT(0);
317 break;
318 }
319
320 /* vector can only be 12-bits or boundary will be exceeded */
321 vector &= 0xFFF;
322 return vector;
323 }
324
325 static s32 ixgbevf_write_msg_read_ack(struct ixgbe_hw *hw, u32 *msg,
326 u32 *retmsg, u16 size)
327 {
328 struct ixgbe_mbx_info *mbx = &hw->mbx;
329 s32 retval = mbx->ops.write_posted(hw, msg, size, 0);
330
331 if (retval)
332 return retval;
333
334 return mbx->ops.read_posted(hw, retmsg, size, 0);
335 }
336
337 /**
338 * ixgbe_set_rar_vf - set device MAC address
339 * @hw: pointer to hardware structure
340 * @index: Receive address register to write
341 * @addr: Address to put into receive address register
342 * @vmdq: VMDq "set" or "pool" index
343 * @enable_addr: set flag that address is active
344 **/
345 s32 ixgbe_set_rar_vf(struct ixgbe_hw *hw, u32 index, u8 *addr, u32 vmdq,
346 u32 enable_addr)
347 {
348 u32 msgbuf[3];
349 u8 *msg_addr = (u8 *)(&msgbuf[1]);
350 s32 ret_val;
351 UNREFERENCED_3PARAMETER(vmdq, enable_addr, index);
352
353 memset(msgbuf, 0, 12);
354 msgbuf[0] = IXGBE_VF_SET_MAC_ADDR;
355 memcpy(msg_addr, addr, 6);
356 ret_val = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 3);
357
358 msgbuf[0] &= ~IXGBE_VT_MSGTYPE_CTS;
359
360 /* if nacked the address was rejected, use "perm_addr" */
361 if (!ret_val &&
362 (msgbuf[0] == (IXGBE_VF_SET_MAC_ADDR | IXGBE_VT_MSGTYPE_NACK))) {
363 ixgbe_get_mac_addr_vf(hw, hw->mac.addr);
364 return IXGBE_ERR_MBX;
365 }
366
367 return ret_val;
368 }
369
370 /**
371 * ixgbe_update_mc_addr_list_vf - Update Multicast addresses
372 * @hw: pointer to the HW structure
373 * @mc_addr_list: array of multicast addresses to program
374 * @mc_addr_count: number of multicast addresses to program
375 * @next: caller supplied function to return next address in list
376 * @clear: unused
377 *
378 * Updates the Multicast Table Array.
379 **/
380 s32 ixgbe_update_mc_addr_list_vf(struct ixgbe_hw *hw, u8 *mc_addr_list,
381 u32 mc_addr_count, ixgbe_mc_addr_itr next,
382 bool clear)
383 {
384 struct ixgbe_mbx_info *mbx = &hw->mbx;
385 u32 msgbuf[IXGBE_VFMAILBOX_SIZE];
386 u16 *vector_list = (u16 *)&msgbuf[1];
387 u32 vector;
388 u32 cnt, i;
389 u32 vmdq;
390
391 UNREFERENCED_1PARAMETER(clear);
392
393 DEBUGFUNC("ixgbe_update_mc_addr_list_vf");
394
395 /* Each entry in the list uses 1 16 bit word. We have 30
396 * 16 bit words available in our HW msg buffer (minus 1 for the
397 * msg type). That's 30 hash values if we pack 'em right. If
398 * there are more than 30 MC addresses to add then punt the
399 * extras for now and then add code to handle more than 30 later.
400 * It would be unusual for a server to request that many multi-cast
401 * addresses except for in large enterprise network environments.
402 */
403
404 DEBUGOUT1("MC Addr Count = %d\n", mc_addr_count);
405
406 cnt = (mc_addr_count > 30) ? 30 : mc_addr_count;
407 msgbuf[0] = IXGBE_VF_SET_MULTICAST;
408 msgbuf[0] |= cnt << IXGBE_VT_MSGINFO_SHIFT;
409
410 for (i = 0; i < cnt; i++) {
411 vector = ixgbe_mta_vector(hw, next(hw, &mc_addr_list, &vmdq));
412 DEBUGOUT1("Hash value = 0x%03X\n", vector);
413 vector_list[i] = (u16)vector;
414 }
415
416 return mbx->ops.write_posted(hw, msgbuf, IXGBE_VFMAILBOX_SIZE, 0);
417 }
418
419 /**
420 * ixgbevf_update_xcast_mode - Update Multicast mode
421 * @hw: pointer to the HW structure
422 * @xcast_mode: new multicast mode
423 *
424 * Updates the Multicast Mode of VF.
425 **/
426 s32 ixgbevf_update_xcast_mode(struct ixgbe_hw *hw, int xcast_mode)
427 {
428 u32 msgbuf[2];
429 s32 err;
430
431 switch (hw->api_version) {
432 case ixgbe_mbox_api_12:
433 /* New modes were introduced in 1.3 version */
434 if (xcast_mode > IXGBEVF_XCAST_MODE_ALLMULTI)
435 return IXGBE_ERR_FEATURE_NOT_SUPPORTED;
436 /* Fall through */
437 case ixgbe_mbox_api_13:
438 break;
439 default:
440 return IXGBE_ERR_FEATURE_NOT_SUPPORTED;
441 }
442
443 msgbuf[0] = IXGBE_VF_UPDATE_XCAST_MODE;
444 msgbuf[1] = xcast_mode;
445
446 err = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 2);
447 if (err)
448 return err;
449
450 msgbuf[0] &= ~IXGBE_VT_MSGTYPE_CTS;
451 if (msgbuf[0] == (IXGBE_VF_UPDATE_XCAST_MODE | IXGBE_VT_MSGTYPE_NACK))
452 return IXGBE_ERR_FEATURE_NOT_SUPPORTED;
453 return IXGBE_SUCCESS;
454 }
455
456 /**
457 * ixgbe_get_link_state_vf - Get VF link state from PF
458 * @hw: pointer to the HW structure
459 * @link_state: link state storage
460 *
461 * Returns state of the operation error or success.
462 **/
463 s32 ixgbe_get_link_state_vf(struct ixgbe_hw *hw, bool *link_state)
464 {
465 u32 msgbuf[2];
466 s32 err;
467 s32 ret_val;
468
469 msgbuf[0] = IXGBE_VF_GET_LINK_STATE;
470 msgbuf[1] = 0x0;
471
472 err = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 2);
473
474 if (err || (msgbuf[0] & IXGBE_VT_MSGTYPE_NACK)) {
475 ret_val = IXGBE_ERR_MBX;
476 } else {
477 ret_val = IXGBE_SUCCESS;
478 *link_state = msgbuf[1];
479 }
480
481 return ret_val;
482 }
483
484 /**
485 * ixgbe_set_vfta_vf - Set/Unset vlan filter table address
486 * @hw: pointer to the HW structure
487 * @vlan: 12 bit VLAN ID
488 * @vind: unused by VF drivers
489 * @vlan_on: if true then set bit, else clear bit
490 * @vlvf_bypass: boolean flag indicating updating default pool is okay
491 *
492 * Turn on/off specified VLAN in the VLAN filter table.
493 **/
494 s32 ixgbe_set_vfta_vf(struct ixgbe_hw *hw, u32 vlan, u32 vind,
495 bool vlan_on, bool vlvf_bypass)
496 {
497 u32 msgbuf[2];
498 s32 ret_val;
499 UNREFERENCED_2PARAMETER(vind, vlvf_bypass);
500
501 msgbuf[0] = IXGBE_VF_SET_VLAN;
502 msgbuf[1] = vlan;
503 /* Setting the 8 bit field MSG INFO to true indicates "add" */
504 msgbuf[0] |= vlan_on << IXGBE_VT_MSGINFO_SHIFT;
505
506 ret_val = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 2);
507 if (!ret_val && (msgbuf[0] & IXGBE_VT_MSGTYPE_ACK))
508 return IXGBE_SUCCESS;
509
510 return ret_val | (msgbuf[0] & IXGBE_VT_MSGTYPE_NACK);
511 }
512
513 /**
514 * ixgbe_get_num_of_tx_queues_vf - Get number of TX queues
515 * @hw: pointer to hardware structure
516 *
517 * Returns the number of transmit queues for the given adapter.
518 **/
519 u32 ixgbe_get_num_of_tx_queues_vf(struct ixgbe_hw *hw)
520 {
521 UNREFERENCED_1PARAMETER(hw);
522 return IXGBE_VF_MAX_TX_QUEUES;
523 }
524
525 /**
526 * ixgbe_get_num_of_rx_queues_vf - Get number of RX queues
527 * @hw: pointer to hardware structure
528 *
529 * Returns the number of receive queues for the given adapter.
530 **/
531 u32 ixgbe_get_num_of_rx_queues_vf(struct ixgbe_hw *hw)
532 {
533 UNREFERENCED_1PARAMETER(hw);
534 return IXGBE_VF_MAX_RX_QUEUES;
535 }
536
537 /**
538 * ixgbe_get_mac_addr_vf - Read device MAC address
539 * @hw: pointer to the HW structure
540 * @mac_addr: the MAC address
541 **/
542 s32 ixgbe_get_mac_addr_vf(struct ixgbe_hw *hw, u8 *mac_addr)
543 {
544 int i;
545
546 for (i = 0; i < IXGBE_ETH_LENGTH_OF_ADDRESS; i++)
547 mac_addr[i] = hw->mac.perm_addr[i];
548
549 return IXGBE_SUCCESS;
550 }
551
552 s32 ixgbevf_set_uc_addr_vf(struct ixgbe_hw *hw, u32 index, u8 *addr)
553 {
554 u32 msgbuf[3], msgbuf_chk;
555 u8 *msg_addr = (u8 *)(&msgbuf[1]);
556 s32 ret_val;
557
558 memset(msgbuf, 0, sizeof(msgbuf));
559 /*
560 * If index is one then this is the start of a new list and needs
561 * indication to the PF so it can do it's own list management.
562 * If it is zero then that tells the PF to just clear all of
563 * this VF's macvlans and there is no new list.
564 */
565 msgbuf[0] |= index << IXGBE_VT_MSGINFO_SHIFT;
566 msgbuf[0] |= IXGBE_VF_SET_MACVLAN;
567 msgbuf_chk = msgbuf[0];
568 if (addr)
569 memcpy(msg_addr, addr, 6);
570
571 ret_val = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 3);
572 if (!ret_val) {
573 msgbuf[0] &= ~IXGBE_VT_MSGTYPE_CTS;
574
575 if (msgbuf[0] == (msgbuf_chk | IXGBE_VT_MSGTYPE_NACK))
576 return IXGBE_ERR_OUT_OF_MEM;
577 }
578
579 return ret_val;
580 }
581
582 /**
583 * ixgbe_setup_mac_link_vf - Setup MAC link settings
584 * @hw: pointer to hardware structure
585 * @speed: new link speed
586 * @autoneg_wait_to_complete: true when waiting for completion is needed
587 *
588 * Set the link speed in the AUTOC register and restarts link.
589 **/
590 s32 ixgbe_setup_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed speed,
591 bool autoneg_wait_to_complete)
592 {
593 UNREFERENCED_3PARAMETER(hw, speed, autoneg_wait_to_complete);
594 return IXGBE_SUCCESS;
595 }
596
597 /**
598 * ixgbe_check_mac_link_vf - Get link/speed status
599 * @hw: pointer to hardware structure
600 * @speed: pointer to link speed
601 * @link_up: true is link is up, false otherwise
602 * @autoneg_wait_to_complete: true when waiting for completion is needed
603 *
604 * Reads the links register to determine if link is up and the current speed
605 **/
606 s32 ixgbe_check_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
607 bool *link_up, bool autoneg_wait_to_complete)
608 {
609 struct ixgbe_mbx_info *mbx = &hw->mbx;
610 struct ixgbe_mac_info *mac = &hw->mac;
611 s32 ret_val = IXGBE_SUCCESS;
612 u32 links_reg;
613 u32 in_msg = 0;
614 UNREFERENCED_1PARAMETER(autoneg_wait_to_complete);
615
616 /* If we were hit with a reset drop the link */
617 if (!mbx->ops.check_for_rst(hw, 0) || !mbx->timeout)
618 mac->get_link_status = true;
619
620 if (!mac->get_link_status)
621 goto out;
622
623 /* if link status is down no point in checking to see if pf is up */
624 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
625 if (!(links_reg & IXGBE_LINKS_UP))
626 goto out;
627
628 /* for SFP+ modules and DA cables on 82599 it can take up to 500usecs
629 * before the link status is correct
630 */
631 if (mac->type == ixgbe_mac_82599_vf) {
632 int i;
633
634 for (i = 0; i < 5; i++) {
635 usec_delay(100);
636 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
637
638 if (!(links_reg & IXGBE_LINKS_UP))
639 goto out;
640 }
641 }
642
643 switch (links_reg & IXGBE_LINKS_SPEED_82599) {
644 case IXGBE_LINKS_SPEED_10G_82599:
645 *speed = IXGBE_LINK_SPEED_10GB_FULL;
646 if (hw->mac.type >= ixgbe_mac_X550) {
647 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
648 *speed = IXGBE_LINK_SPEED_2_5GB_FULL;
649 }
650 break;
651 case IXGBE_LINKS_SPEED_1G_82599:
652 *speed = IXGBE_LINK_SPEED_1GB_FULL;
653 break;
654 case IXGBE_LINKS_SPEED_100_82599:
655 *speed = IXGBE_LINK_SPEED_100_FULL;
656 if (hw->mac.type == ixgbe_mac_X550) {
657 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
658 *speed = IXGBE_LINK_SPEED_5GB_FULL;
659 }
660 break;
661 case IXGBE_LINKS_SPEED_10_X550EM_A:
662 *speed = IXGBE_LINK_SPEED_UNKNOWN;
663 /* Since Reserved in older MAC's */
664 if (hw->mac.type >= ixgbe_mac_X550)
665 *speed = IXGBE_LINK_SPEED_10_FULL;
666 break;
667 default:
668 *speed = IXGBE_LINK_SPEED_UNKNOWN;
669 }
670
671 /* if the read failed it could just be a mailbox collision, best wait
672 * until we are called again and don't report an error
673 */
674 if (mbx->ops.read(hw, &in_msg, 1, 0))
675 goto out;
676
677 if (!(in_msg & IXGBE_VT_MSGTYPE_CTS)) {
678 /* msg is not CTS and is NACK we must have lost CTS status */
679 if (in_msg & IXGBE_VT_MSGTYPE_NACK)
680 ret_val = -1;
681 goto out;
682 }
683
684 /* the pf is talking, if we timed out in the past we reinit */
685 if (!mbx->timeout) {
686 ret_val = -1;
687 goto out;
688 }
689
690 /* if we passed all the tests above then the link is up and we no
691 * longer need to check for link
692 */
693 mac->get_link_status = false;
694
695 out:
696 *link_up = !mac->get_link_status;
697 return ret_val;
698 }
699
700 /**
701 * ixgbevf_rlpml_set_vf - Set the maximum receive packet length
702 * @hw: pointer to the HW structure
703 * @max_size: value to assign to max frame size
704 **/
705 s32 ixgbevf_rlpml_set_vf(struct ixgbe_hw *hw, u16 max_size)
706 {
707 u32 msgbuf[2];
708 s32 retval;
709
710 msgbuf[0] = IXGBE_VF_SET_LPE;
711 msgbuf[1] = max_size;
712
713 retval = ixgbevf_write_msg_read_ack(hw, msgbuf, msgbuf, 2);
714 if (retval)
715 return retval;
716 if ((msgbuf[0] & IXGBE_VF_SET_LPE) &&
717 (msgbuf[0] & IXGBE_VT_MSGTYPE_NACK))
718 return IXGBE_ERR_MBX;
719
720 return 0;
721 }
722
723 /**
724 * ixgbevf_negotiate_api_version - Negotiate supported API version
725 * @hw: pointer to the HW structure
726 * @api: integer containing requested API version
727 **/
728 int ixgbevf_negotiate_api_version(struct ixgbe_hw *hw, int api)
729 {
730 int err;
731 u32 msg[3];
732
733 /* Negotiate the mailbox API version */
734 msg[0] = IXGBE_VF_API_NEGOTIATE;
735 msg[1] = api;
736 msg[2] = 0;
737
738 err = ixgbevf_write_msg_read_ack(hw, msg, msg, 3);
739 if (!err) {
740 msg[0] &= ~IXGBE_VT_MSGTYPE_CTS;
741
742 /* Store value and return 0 on success */
743 if (msg[0] == (IXGBE_VF_API_NEGOTIATE | IXGBE_VT_MSGTYPE_ACK)) {
744 hw->api_version = api;
745 return 0;
746 }
747
748 err = IXGBE_ERR_INVALID_ARGUMENT;
749 }
750
751 return err;
752 }
753
754 int ixgbevf_get_queues(struct ixgbe_hw *hw, unsigned int *num_tcs,
755 unsigned int *default_tc)
756 {
757 int err;
758 u32 msg[5];
759
760 /* do nothing if API doesn't support ixgbevf_get_queues */
761 switch (hw->api_version) {
762 case ixgbe_mbox_api_11:
763 case ixgbe_mbox_api_12:
764 case ixgbe_mbox_api_13:
765 break;
766 default:
767 return 0;
768 }
769
770 /* Fetch queue configuration from the PF */
771 msg[0] = IXGBE_VF_GET_QUEUES;
772 msg[1] = msg[2] = msg[3] = msg[4] = 0;
773
774 err = ixgbevf_write_msg_read_ack(hw, msg, msg, 5);
775 if (!err) {
776 msg[0] &= ~IXGBE_VT_MSGTYPE_CTS;
777
778 /*
779 * if we we didn't get an ACK there must have been
780 * some sort of mailbox error so we should treat it
781 * as such
782 */
783 if (msg[0] != (IXGBE_VF_GET_QUEUES | IXGBE_VT_MSGTYPE_ACK))
784 return IXGBE_ERR_MBX;
785
786 /* record and validate values from message */
787 hw->mac.max_tx_queues = msg[IXGBE_VF_TX_QUEUES];
788 if (hw->mac.max_tx_queues == 0 ||
789 hw->mac.max_tx_queues > IXGBE_VF_MAX_TX_QUEUES)
790 hw->mac.max_tx_queues = IXGBE_VF_MAX_TX_QUEUES;
791
792 hw->mac.max_rx_queues = msg[IXGBE_VF_RX_QUEUES];
793 if (hw->mac.max_rx_queues == 0 ||
794 hw->mac.max_rx_queues > IXGBE_VF_MAX_RX_QUEUES)
795 hw->mac.max_rx_queues = IXGBE_VF_MAX_RX_QUEUES;
796
797 *num_tcs = msg[IXGBE_VF_TRANS_VLAN];
798 /* in case of unknown state assume we cannot tag frames */
799 if (*num_tcs > hw->mac.max_rx_queues)
800 *num_tcs = 1;
801
802 *default_tc = msg[IXGBE_VF_DEF_QUEUE];
803 /* default to queue 0 on out-of-bounds queue number */
804 if (*default_tc >= hw->mac.max_tx_queues)
805 *default_tc = 0;
806 }
807
808 return err;
809 }
Cache object: 5fbaa0dc2f7a30e19ce0c79d5c22a557
|