The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dev/mii/brgphyreg.h

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2000
    3  *      Bill Paul <wpaul@ee.columbia.edu>.  All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  * 3. All advertising materials mentioning features or use of this software
   14  *    must display the following acknowledgement:
   15  *      This product includes software developed by Bill Paul.
   16  * 4. Neither the name of the author nor the names of any co-contributors
   17  *    may be used to endorse or promote products derived from this software
   18  *    without specific prior written permission.
   19  *
   20  * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
   21  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   22  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   23  * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
   24  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   25  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   26  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   27  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   28  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   29  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
   30  * THE POSSIBILITY OF SUCH DAMAGE.
   31  *
   32  * $FreeBSD: releng/8.4/sys/dev/mii/brgphyreg.h 224314 2011-07-25 14:43:51Z marius $
   33  */
   34 
   35 #ifndef _DEV_MII_BRGPHYREG_H_
   36 #define _DEV_MII_BRGPHYREG_H_
   37 
   38 /*
   39  * Broadcom BCM5400 registers
   40  */
   41 
   42 #define BRGPHY_MII_BMCR         0x00
   43 #define BRGPHY_BMCR_RESET       0x8000
   44 #define BRGPHY_BMCR_LOOP        0x4000
   45 #define BRGPHY_BMCR_SPD0        0x2000  /* Speed select, lower bit */
   46 #define BRGPHY_BMCR_AUTOEN      0x1000  /* Autoneg enabled */
   47 #define BRGPHY_BMCR_PDOWN       0x0800  /* Power down */
   48 #define BRGPHY_BMCR_ISO         0x0400  /* Isolate */
   49 #define BRGPHY_BMCR_STARTNEG    0x0200  /* Restart autoneg */
   50 #define BRGPHY_BMCR_FDX         0x0100  /* Duplex mode */
   51 #define BRGPHY_BMCR_CTEST       0x0080  /* Collision test enable */
   52 #define BRGPHY_BMCR_SPD1        0x0040  /* Speed select, upper bit */
   53 
   54 #define BRGPHY_S1000            BRGPHY_BMCR_SPD1        /* 1000mbps */
   55 #define BRGPHY_S100             BRGPHY_BMCR_SPD0        /* 100mpbs */
   56 #define BRGPHY_S10              0                       /* 10mbps */
   57 
   58 #define BRGPHY_MII_BMSR         0x01
   59 #define BRGPHY_BMSR_EXTSTS      0x0100  /* Extended status present */
   60 #define BRGPHY_BMSR_PRESUB      0x0040  /* Preamble surpression */
   61 #define BRGPHY_BMSR_ACOMP       0x0020  /* Autoneg complete */
   62 #define BRGPHY_BMSR_RFAULT      0x0010  /* Remote fault condition occurred */
   63 #define BRGPHY_BMSR_ANEG        0x0008  /* Autoneg capable */
   64 #define BRGPHY_BMSR_LINK        0x0004  /* Link status */
   65 #define BRGPHY_BMSR_JABBER      0x0002  /* Jabber detected */
   66 #define BRGPHY_BMSR_EXT         0x0001  /* Extended capability */
   67 
   68 #define BRGPHY_MII_ANAR         0x04
   69 #define BRGPHY_ANAR_NP          0x8000  /* Next page */
   70 #define BRGPHY_ANAR_RF          0x2000  /* Remote fault */
   71 #define BRGPHY_ANAR_ASP         0x0800  /* Asymmetric Pause */
   72 #define BRGPHY_ANAR_PC          0x0400  /* Pause capable */
   73 #define BRGPHY_ANAR_SEL         0x001F  /* Selector field, 00001=Ethernet */
   74 
   75 #define BRGPHY_MII_ANLPAR       0x05
   76 #define BRGPHY_ANLPAR_NP        0x8000  /* Next page */
   77 #define BRGPHY_ANLPAR_RF        0x2000  /* Remote fault */
   78 #define BRGPHY_ANLPAR_ASP       0x0800  /* Asymmetric Pause */
   79 #define BRGPHY_ANLPAR_PC        0x0400  /* Pause capable */
   80 #define BRGPHY_ANLPAR_SEL       0x001F  /* Selector field, 00001=Ethernet */
   81 
   82 #define BRGPHY_SEL_TYPE         0x0001  /* Ethernet */
   83 
   84 #define BRGPHY_MII_ANER         0x06
   85 #define BRGPHY_ANER_PDF         0x0010  /* Parallel detection fault */
   86 #define BRGPHY_ANER_LPNP        0x0008  /* Link partner can next page */
   87 #define BRGPHY_ANER_NP          0x0004  /* Local PHY can next page */
   88 #define BRGPHY_ANER_RX          0x0002  /* Next page received */
   89 #define BRGPHY_ANER_LPAN        0x0001  /* Link partner autoneg capable */
   90 
   91 #define BRGPHY_MII_NEXTP        0x07    /* Next page */
   92 
   93 #define BRGPHY_MII_NEXTP_LP     0x08    /* Next page of link partner */
   94 
   95 #define BRGPHY_MII_1000CTL      0x09    /* 1000baseT control */
   96 #define BRGPHY_1000CTL_TST      0xE000  /* Test modes */
   97 #define BRGPHY_1000CTL_MSE      0x1000  /* Master/Slave enable */
   98 #define BRGPHY_1000CTL_MSC      0x0800  /* Master/Slave configuration */
   99 #define BRGPHY_1000CTL_RD       0x0400  /* Repeater/DTE */
  100 #define BRGPHY_1000CTL_AFD      0x0200  /* Advertise full duplex */
  101 #define BRGPHY_1000CTL_AHD      0x0100  /* Advertise half duplex */
  102 
  103 #define BRGPHY_MII_1000STS      0x0A    /* 1000baseT status */
  104 #define BRGPHY_1000STS_MSF      0x8000  /* Master/slave fault */
  105 #define BRGPHY_1000STS_MSR      0x4000  /* Master/slave result */
  106 #define BRGPHY_1000STS_LRS      0x2000  /* Local receiver status */
  107 #define BRGPHY_1000STS_RRS      0x1000  /* Remote receiver status */
  108 #define BRGPHY_1000STS_LPFD     0x0800  /* Link partner can FD */
  109 #define BRGPHY_1000STS_LPHD     0x0400  /* Link partner can HD */
  110 #define BRGPHY_1000STS_IEC      0x00FF  /* Idle error count */
  111 
  112 #define BRGPHY_MII_EXTSTS       0x0F    /* Extended status */
  113 #define BRGPHY_EXTSTS_X_FD_CAP  0x8000  /* 1000base-X FD capable */
  114 #define BRGPHY_EXTSTS_X_HD_CAP  0x4000  /* 1000base-X HD capable */
  115 #define BRGPHY_EXTSTS_T_FD_CAP  0x2000  /* 1000base-T FD capable */
  116 #define BRGPHY_EXTSTS_T_HD_CAP  0x1000  /* 1000base-T HD capable */
  117 
  118 #define BRGPHY_MII_PHY_EXTCTL   0x10    /* PHY extended control */
  119 #define BRGPHY_PHY_EXTCTL_MAC_PHY       0x8000  /* 10BIT/GMI-interface */
  120 #define BRGPHY_PHY_EXTCTL_DIS_CROSS     0x4000  /* Disable MDI crossover */
  121 #define BRGPHY_PHY_EXTCTL_TX_DIS        0x2000  /* TX output disabled */
  122 #define BRGPHY_PHY_EXTCTL_INT_DIS       0x1000  /* Interrupts disabled */
  123 #define BRGPHY_PHY_EXTCTL_F_INT         0x0800  /* Force interrupt */
  124 #define BRGPHY_PHY_EXTCTL_BY_45         0x0400  /* Bypass 4B5B-Decoder */
  125 #define BRGPHY_PHY_EXTCTL_BY_SCR        0x0200  /* Bypass scrambler */
  126 #define BRGPHY_PHY_EXTCTL_BY_MLT3       0x0100  /* Bypass MLT3 encoder */
  127 #define BRGPHY_PHY_EXTCTL_BY_RXA        0x0080  /* Bypass RX alignment */
  128 #define BRGPHY_PHY_EXTCTL_RES_SCR       0x0040  /* Reset scrambler */
  129 #define BRGPHY_PHY_EXTCTL_EN_LTR        0x0020  /* Enable LED traffic mode */
  130 #define BRGPHY_PHY_EXTCTL_LED_ON        0x0010  /* Force LEDs on */
  131 #define BRGPHY_PHY_EXTCTL_LED_OFF       0x0008  /* Force LEDs off */
  132 #define BRGPHY_PHY_EXTCTL_EX_IPG        0x0004  /* Extended TX IPG mode */
  133 #define BRGPHY_PHY_EXTCTL_3_LED         0x0002  /* Three link LED mode */
  134 #define BRGPHY_PHY_EXTCTL_HIGH_LA       0x0001  /* GMII Fifo Elasticy (?) */
  135 
  136 #define BRGPHY_MII_PHY_EXTSTS   0x11    /* PHY extended status */
  137 #define BRGPHY_PHY_EXTSTS_CROSS_STAT    0x2000  /* MDI crossover status */
  138 #define BRGPHY_PHY_EXTSTS_INT_STAT      0x1000  /* Interrupt status */
  139 #define BRGPHY_PHY_EXTSTS_RRS           0x0800  /* Remote receiver status */
  140 #define BRGPHY_PHY_EXTSTS_LRS           0x0400  /* Local receiver status */
  141 #define BRGPHY_PHY_EXTSTS_LOCKED        0x0200  /* Locked */
  142 #define BRGPHY_PHY_EXTSTS_LS            0x0100  /* Link status */
  143 #define BRGPHY_PHY_EXTSTS_RF            0x0080  /* Remove fault */
  144 #define BRGPHY_PHY_EXTSTS_CE_ER         0x0040  /* Carrier ext error */
  145 #define BRGPHY_PHY_EXTSTS_BAD_SSD       0x0020  /* Bad SSD */
  146 #define BRGPHY_PHY_EXTSTS_BAD_ESD       0x0010  /* Bad ESS */
  147 #define BRGPHY_PHY_EXTSTS_RX_ER         0x0008  /* RX error */
  148 #define BRGPHY_PHY_EXTSTS_TX_ER         0x0004  /* TX error */
  149 #define BRGPHY_PHY_EXTSTS_LOCK_ER       0x0002  /* Lock error */
  150 #define BRGPHY_PHY_EXTSTS_MLT3_ER       0x0001  /* MLT3 code error */
  151 
  152 #define BRGPHY_MII_RXERRCNT     0x12    /* RX error counter */
  153 
  154 #define BRGPHY_MII_FCERRCNT     0x13    /* False carrier sense counter */
  155 #define BGRPHY_FCERRCNT         0x00FF  /* False carrier counter */
  156 
  157 #define BRGPHY_MII_RXNOCNT      0x14    /* RX not OK counter */
  158 #define BRGPHY_RXNOCNT_LOCAL    0xFF00  /* Local RX not OK counter */
  159 #define BRGPHY_RXNOCNT_REMOTE   0x00FF  /* Local RX not OK counter */
  160 
  161 #define BRGPHY_MII_DSP_RW_PORT  0x15    /* DSP coefficient r/w port */
  162 
  163 #define BRGPHY_MII_DSP_ADDR_REG 0x17    /* DSP coefficient addr register */
  164 #define BRGPHY_MII_EPHY_PTEST   0x17    /* 5906 PHY register */
  165 
  166 #define BRGPHY_DSP_TAP_NUMBER_MASK              0x00
  167 #define BRGPHY_DSP_AGC_A                        0x00
  168 #define BRGPHY_DSP_AGC_B                        0x01
  169 #define BRGPHY_DSP_MSE_PAIR_STATUS              0x02
  170 #define BRGPHY_DSP_SOFT_DECISION                0x03
  171 #define BRGPHY_DSP_PHASE_REG                    0x04
  172 #define BRGPHY_DSP_SKEW                         0x05
  173 #define BRGPHY_DSP_POWER_SAVER_UPPER_BOUND      0x06
  174 #define BRGPHY_DSP_POWER_SAVER_LOWER_BOUND      0x07
  175 #define BRGPHY_DSP_LAST_ECHO                    0x08
  176 #define BRGPHY_DSP_FREQUENCY                    0x09
  177 #define BRGPHY_DSP_PLL_BANDWIDTH                0x0A
  178 #define BRGPHY_DSP_PLL_PHASE_OFFSET             0x0B
  179 
  180 #define BRGPHYDSP_FILTER_DCOFFSET               0x0C00
  181 #define BRGPHY_DSP_FILTER_FEXT3                 0x0B00
  182 #define BRGPHY_DSP_FILTER_FEXT2                 0x0A00
  183 #define BRGPHY_DSP_FILTER_FEXT1                 0x0900
  184 #define BRGPHY_DSP_FILTER_FEXT0                 0x0800
  185 #define BRGPHY_DSP_FILTER_NEXT3                 0x0700
  186 #define BRGPHY_DSP_FILTER_NEXT2                 0x0600
  187 #define BRGPHY_DSP_FILTER_NEXT1                 0x0500
  188 #define BRGPHY_DSP_FILTER_NEXT0                 0x0400
  189 #define BRGPHY_DSP_FILTER_ECHO                  0x0300
  190 #define BRGPHY_DSP_FILTER_DFE                   0x0200
  191 #define BRGPHY_DSP_FILTER_FFE                   0x0100
  192 
  193 #define BRGPHY_DSP_CONTROL_ALL_FILTERS          0x1000
  194 
  195 #define BRGPHY_DSP_SEL_CH_0                     0x0000
  196 #define BRGPHY_DSP_SEL_CH_1                     0x2000
  197 #define BRGPHY_DSP_SEL_CH_2                     0x4000
  198 #define BRGPHY_DSP_SEL_CH_3                     0x6000
  199 
  200 #define BRGPHY_MII_AUXCTL       0x18    /* AUX control */
  201 #define BRGPHY_AUXCTL_LOW_SQ    0x8000  /* Low squelch */
  202 #define BRGPHY_AUXCTL_LONG_PKT  0x4000  /* RX long packets */
  203 #define BRGPHY_AUXCTL_ER_CTL    0x3000  /* Edgerate control */
  204 #define BRGPHY_AUXCTL_TX_TST    0x0400  /* TX test, always 1 */
  205 #define BRGPHY_AUXCTL_DIS_PRF   0x0080  /* dis part resp filter */
  206 #define BRGPHY_AUXCTL_DIAG_MODE 0x0004  /* Diagnostic mode */
  207 
  208 #define BRGPHY_MII_AUXSTS       0x19    /* AUX status */
  209 #define BRGPHY_AUXSTS_ACOMP     0x8000  /* Autoneg complete */
  210 #define BRGPHY_AUXSTS_AN_ACK    0x4000  /* Autoneg complete ack */
  211 #define BRGPHY_AUXSTS_AN_ACK_D  0x2000  /* Autoneg complete ack detect */
  212 #define BRGPHY_AUXSTS_AN_NPW    0x1000  /* Autoneg next page wait */
  213 #define BRGPHY_AUXSTS_AN_RES    0x0700  /* Autoneg HCD */
  214 #define BRGPHY_AUXSTS_PDF       0x0080  /* Parallel detect. fault */
  215 #define BRGPHY_AUXSTS_RF        0x0040  /* Remote fault */
  216 #define BRGPHY_AUXSTS_ANP_R     0x0020  /* Autoneg page received */
  217 #define BRGPHY_AUXSTS_LP_ANAB   0x0010  /* Link partner autoneg ability */
  218 #define BRGPHY_AUXSTS_LP_NPAB   0x0008  /* Link partner next page ability */
  219 #define BRGPHY_AUXSTS_LINK      0x0004  /* Link status */
  220 #define BRGPHY_AUXSTS_PRR       0x0002  /* Pause resolution-RX */
  221 #define BRGPHY_AUXSTS_PRT       0x0001  /* Pause resolution-TX */
  222 
  223 #define BRGPHY_RES_1000FD       0x0700  /* 1000baseT full duplex */
  224 #define BRGPHY_RES_1000HD       0x0600  /* 1000baseT half duplex */
  225 #define BRGPHY_RES_100FD        0x0500  /* 100baseT full duplex */
  226 #define BRGPHY_RES_100T4        0x0400  /* 100baseT4 */
  227 #define BRGPHY_RES_100HD        0x0300  /* 100baseT half duplex */
  228 #define BRGPHY_RES_10FD         0x0200  /* 10baseT full duplex */
  229 #define BRGPHY_RES_10HD         0x0100  /* 10baseT half duplex */
  230 
  231 #define BRGPHY_MII_ISR          0x1A    /* Interrupt status */
  232 #define BRGPHY_ISR_PSERR        0x4000  /* Pair swap error */
  233 #define BRGPHY_ISR_MDXI_SC      0x2000  /* MDIX Status Change */
  234 #define BRGPHY_ISR_HCT          0x1000  /* Counter above 32K */
  235 #define BRGPHY_ISR_LCT          0x0800  /* All counter below 128 */
  236 #define BRGPHY_ISR_AN_PR        0x0400  /* Autoneg page received */
  237 #define BRGPHY_ISR_NO_HDCL      0x0200  /* No HCD Link */
  238 #define BRGPHY_ISR_NO_HDC       0x0100  /* No HCD */
  239 #define BRGPHY_ISR_USHDC        0x0080  /* Negotiated Unsupported HCD */
  240 #define BRGPHY_ISR_SCR_S_ERR    0x0040  /* Scrambler sync error */
  241 #define BRGPHY_ISR_RRS_CHG      0x0020  /* Remote RX status change */
  242 #define BRGPHY_ISR_LRS_CHG      0x0010  /* Local RX status change */
  243 #define BRGPHY_ISR_DUP_CHG      0x0008  /* Duplex mode change */
  244 #define BRGPHY_ISR_LSP_CHG      0x0004  /* Link speed changed */
  245 #define BRGPHY_ISR_LNK_CHG      0x0002  /* Link status change */
  246 #define BRGPHY_ISR_CRCERR       0x0001  /* CRC error */
  247 
  248 #define BRGPHY_MII_IMR          0x1B    /* Interrupt mask */
  249 #define BRGPHY_IMR_PSERR        0x4000  /* Pair swap error */
  250 #define BRGPHY_IMR_MDXI_SC      0x2000  /* MDIX Status Change */
  251 #define BRGPHY_IMR_HCT          0x1000  /* Counter above 32K */
  252 #define BRGPHY_IMR_LCT          0x0800  /* All counter below 128 */
  253 #define BRGPHY_IMR_AN_PR        0x0400  /* Autoneg page received */
  254 #define BRGPHY_IMR_NO_HDCL      0x0200  /* No HCD Link */
  255 #define BRGPHY_IMR_NO_HDC       0x0100  /* No HCD */
  256 #define BRGPHY_IMR_USHDC        0x0080  /* Negotiated Unsupported HCD */
  257 #define BRGPHY_IMR_SCR_S_ERR    0x0040  /* Scrambler sync error */
  258 #define BRGPHY_IMR_RRS_CHG      0x0020  /* Remote RX status change */
  259 #define BRGPHY_IMR_LRS_CHG      0x0010  /* Local RX status change */
  260 #define BRGPHY_IMR_DUP_CHG      0x0008  /* Duplex mode change */
  261 #define BRGPHY_IMR_LSP_CHG      0x0004  /* Link speed changed */
  262 #define BRGPHY_IMR_LNK_CHG      0x0002  /* Link status change */
  263 #define BRGPHY_IMR_CRCERR       0x0001  /* CRC error */
  264 
  265 /*******************************************************/
  266 /* Begin: Shared SerDes PHY register definitions       */
  267 /*******************************************************/
  268 
  269 /* SerDes autoneg is different from copper */
  270 #define BRGPHY_SERDES_ANAR              0x04
  271 #define BRGPHY_SERDES_ANAR_FDX          0x0020
  272 #define BRGPHY_SERDES_ANAR_HDX          0x0040
  273 #define BRGPHY_SERDES_ANAR_NO_PAUSE     (0x0 << 7)
  274 #define BRGPHY_SERDES_ANAR_SYM_PAUSE    (0x1 << 7)
  275 #define BRGPHY_SERDES_ANAR_ASYM_PAUSE   (0x2 << 7)
  276 #define BRGPHY_SERDES_ANAR_BOTH_PAUSE   (0x3 << 7)
  277 
  278 #define BRGPHY_SERDES_ANLPAR            0x05
  279 #define BRGPHY_SERDES_ANLPAR_FDX        0x0020
  280 #define BRGPHY_SERDES_ANLPAR_HDX        0x0040
  281 #define BRGPHY_SERDES_ANLPAR_NO_PAUSE   (0x0 << 7)
  282 #define BRGPHY_SERDES_ANLPAR_SYM_PAUSE  (0x1 << 7)
  283 #define BRGPHY_SERDES_ANLPAR_ASYM_PAUSE (0x2 << 7)
  284 #define BRGPHY_SERDES_ANLPAR_BOTH_PAUSE (0x3 << 7)
  285 
  286 /*******************************************************/
  287 /* End: Shared SerDes PHY register definitions         */
  288 /*******************************************************/
  289 
  290 /*******************************************************/
  291 /* Begin: PHY register values for the 5706 PHY         */
  292 /*******************************************************/
  293 
  294 /* 
  295  * Shadow register 0x1C, bit 15 is write enable,
  296  * bits 14-10 select function (0x00 to 0x1F).
  297  */
  298 #define BRGPHY_MII_SHADOW_1C            0x1C
  299 #define BRGPHY_SHADOW_1C_WRITE_EN       0x8000
  300 #define BRGPHY_SHADOW_1C_SELECT_MASK    0x7C00
  301 
  302 /* Shadow 0x1C Mode Control Register (select value 0x1F) */
  303 #define BRGPHY_SHADOW_1C_MODE_CTRL      (0x1F << 10)
  304 /* When set, Regs 0-0x0F are 1000X, else 1000T */
  305 #define BRGPHY_SHADOW_1C_ENA_1000X      0x0001  
  306 
  307 #define BRGPHY_MII_TEST1                0x1E
  308 #define BRGPHY_TEST1_TRIM_EN            0x0010
  309 #define BRGPHY_TEST1_CRC_EN             0x8000
  310 
  311 #define BRGPHY_MII_TEST2                0x1F
  312 
  313 /*******************************************************/
  314 /* End: PHY register values for the 5706 PHY           */
  315 /*******************************************************/
  316 
  317 /*******************************************************/
  318 /* Begin: PHY register values for the 5708S SerDes PHY */
  319 /*******************************************************/
  320 
  321 /* Autoneg Next Page Transmit 1 Regiser */
  322 #define BRGPHY_5708S_ANEG_NXT_PG_XMIT1          0x0B
  323 #define BRGPHY_5708S_ANEG_NXT_PG_XMIT1_25G      0x0001
  324 
  325 /* Use the BLOCK_ADDR register to select the page for registers 0x10 to 0x1E */
  326 #define BRGPHY_5708S_BLOCK_ADDR                 0x1f
  327 #define BRGPHY_5708S_DIG_PG0                    0x0000
  328 #define BRGPHY_5708S_DIG3_PG2                   0x0002
  329 #define BRGPHY_5708S_TX_MISC_PG5                0x0005
  330 
  331 /* 5708S SerDes "Digital" Registers (page 0) */
  332 #define BRGPHY_5708S_PG0_1000X_CTL1             0x10
  333 #define BRGPHY_5708S_PG0_1000X_CTL1_AUTODET_EN  0x0010
  334 #define BRGPHY_5708S_PG0_1000X_CTL1_FIBER_MODE  0x0001
  335 
  336 #define BRGPHY_5708S_PG0_1000X_STAT1            0x14
  337 #define BRGPHY_5708S_PG0_1000X_STAT1_LINK       0x0002
  338 #define BRGPHY_5708S_PG0_1000X_STAT1_FDX        0x0004
  339 #define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_MASK 0x0018
  340 #define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_10   (0x0 << 3)
  341 #define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_100  (0x1 << 3)
  342 #define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_1G   (0x2 << 3)
  343 #define BRGPHY_5708S_PG0_1000X_STAT1_SPEED_25G  (0x3 << 3)
  344 
  345 
  346 #define BRGPHY_5708S_PG0_1000X_CTL2             0x11
  347 #define BRGPHY_5708S_PG0_1000X_CTL2_PAR_DET_EN  0x0001
  348 
  349 /* 5708S SerDes "Digital 3" Registers (page 2) */
  350 #define BRGPHY_5708S_PG2_DIGCTL_3_0             0x10
  351 #define BRGPHY_5708S_PG2_DIGCTL_3_0_USE_IEEE    0x0001
  352 
  353 /* 5708S SerDes "TX Misc" Registers (page 5) */
  354 #define BRGPHY_5708S_PG5_2500STATUS1            0x10
  355 #define BRGPHY_5708S_PG5_TXACTL1                0x15
  356 #define BRGPHY_5708S_PG5_TXACTL3                0x17
  357 
  358 /*******************************************************/
  359 /* End: PHY register values for the 5708S SerDes PHY   */
  360 /*******************************************************/
  361 
  362 /*******************************************************/
  363 /* Begin: PHY register values for the 5709S SerDes PHY */
  364 /*******************************************************/
  365 
  366 /* 5709S SerDes "General Purpose Status" Registers */
  367 #define BRGPHY_BLOCK_ADDR_GP_STATUS             0x8120
  368 #define BRGPHY_GP_STATUS_TOP_ANEG_STATUS        0x1B
  369 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_MASK    0x3F00
  370 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_10      0x0000
  371 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_100     0x0100
  372 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1G      0x0200
  373 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_25G     0x0300
  374 #define BRGPHY_GP_STATUS_TOP_ANEG_SPEED_1GKX    0x0D00
  375 #define BRGPHY_GP_STATUS_TOP_ANEG_FDX           0x0008
  376 #define BRGPHY_GP_STATUS_TOP_ANEG_LINK_UP       0x0004
  377 #define BRGPHY_GP_STATUS_TOP_ANEG_CL73_COMP     0x0001
  378 
  379 /* 5709S SerDes "SerDes Digital" Registers */
  380 #define BRGPHY_BLOCK_ADDR_SERDES_DIG            0x8300
  381 #define BRGPHY_SERDES_DIG_1000X_CTL1            0x0010
  382 #define BRGPHY_SD_DIG_1000X_CTL1_AUTODET        0x0010
  383 #define BRGPHY_SD_DIG_1000X_CTL1_FIBER          0x0001
  384 
  385 /* 5709S SerDes "Over 1G" Registers */
  386 #define BRGPHY_BLOCK_ADDR_OVER_1G               0x8320
  387 #define BRGPHY_OVER_1G_UNFORMAT_PG1             0x19
  388 
  389 /* 5709S SerDes "Multi-Rate Backplane Ethernet" Registers */
  390 #define BRGPHY_BLOCK_ADDR_MRBE                  0x8350
  391 #define BRGPHY_MRBE_MSG_PG5_NP                  0x10
  392 #define BRGPHY_MRBE_MSG_PG5_NP_MBRE             0x0001
  393 #define BRGPHY_MRBE_MSG_PG5_NP_T2               0x0002
  394 
  395 /* 5709S SerDes "IEEE Clause 73 User B0" Registers */
  396 #define BRGPHY_BLOCK_ADDR_CL73_USER_B0          0x8370
  397 #define BRGPHY_CL73_USER_B0_MBRE_CTL1           0x12
  398 #define BRGPHY_CL73_USER_B0_MBRE_CTL1_NP_AFT_BP 0x2000
  399 #define BRGPHY_CL73_USER_B0_MBRE_CTL1_STA_MGR   0x4000
  400 #define BRGPHY_CL73_USER_B0_MBRE_CTL1_ANEG      0x8000
  401 
  402 /* 5709S SerDes "IEEE Clause 73 User B0" Registers */
  403 #define BRGPHY_BLOCK_ADDR_ADDR_EXT              0xFFD0
  404 
  405 /* 5709S SerDes "Combo IEEE 0" Registers */
  406 #define BRGPHY_BLOCK_ADDR_COMBO_IEEE0           0xFFE0
  407 
  408 #define BRGPHY_ADDR_EXT                         0x1E
  409 #define BRGPHY_BLOCK_ADDR                       0x1F
  410 
  411 #define BRGPHY_ADDR_EXT_AN_MMD                  0x3800
  412 
  413 /*******************************************************/
  414 /* End: PHY register values for the 5709S SerDes PHY   */
  415 /*******************************************************/
  416 
  417 #define BRGPHY_INTRS    \
  418         ~(BRGPHY_IMR_LNK_CHG|BRGPHY_IMR_LSP_CHG|BRGPHY_IMR_DUP_CHG)
  419 
  420 #endif /* _DEV_BRGPHY_MIIREG_H_ */

Cache object: 396cd637575a93ad46cdc994d8da5e3b


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.