1 /*
2 * Copyright 2015 Andrew Turner.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met:
8 *
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
18 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
19 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
20 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
21 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
22 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
23 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
24 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
25 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28 #include <sys/cdefs.h>
29 __FBSDID("$FreeBSD$");
30
31 #include <sys/param.h>
32 #include <sys/kernel.h>
33 #include <sys/bus.h>
34 #include <sys/module.h>
35 #include <sys/queue.h>
36 #include <sys/taskqueue.h>
37
38 #include <machine/bus.h>
39
40 #include <dev/mmc/bridge.h>
41 #include <dev/mmc/mmc_fdt_helpers.h>
42
43 #include <dev/ofw/ofw_bus_subr.h>
44
45 #include <dev/mmc/host/dwmmc_var.h>
46
47 #include "opt_mmccam.h"
48
49 static device_probe_t hisi_dwmmc_probe;
50 static device_attach_t hisi_dwmmc_attach;
51
52 static int
53 hisi_dwmmc_probe(device_t dev)
54 {
55
56 if (!ofw_bus_status_okay(dev))
57 return (ENXIO);
58
59 if (!ofw_bus_is_compatible(dev, "hisilicon,hi6220-dw-mshc"))
60 return (ENXIO);
61
62 device_set_desc(dev, "Synopsys DesignWare Mobile "
63 "Storage Host Controller (HiSilicon)");
64
65 return (BUS_PROBE_VENDOR);
66 }
67
68 static int
69 hisi_dwmmc_attach(device_t dev)
70 {
71 struct dwmmc_softc *sc;
72
73 sc = device_get_softc(dev);
74 sc->hwtype = HWTYPE_HISILICON;
75 /* TODO: Calculate this from a clock driver */
76 sc->bus_hz = 24000000; /* 24MHz */
77
78 /*
79 * ARM64TODO: This is likely because we lack support for
80 * DMA when the controller is not cache-coherent on arm64.
81 */
82 sc->use_pio = 1;
83
84 return (dwmmc_attach(dev));
85 }
86
87 static device_method_t hisi_dwmmc_methods[] = {
88 /* bus interface */
89 DEVMETHOD(device_probe, hisi_dwmmc_probe),
90 DEVMETHOD(device_attach, hisi_dwmmc_attach),
91
92 DEVMETHOD_END
93 };
94
95 DEFINE_CLASS_1(hisi_dwmmc, hisi_dwmmc_driver, hisi_dwmmc_methods,
96 sizeof(struct dwmmc_softc), dwmmc_driver);
97
98 DRIVER_MODULE(hisi_dwmmc, simplebus, hisi_dwmmc_driver, 0, 0);
99 DRIVER_MODULE(hisi_dwmmc, ofwbus, hisi_dwmmc_driver, NULL, NULL);
100 #ifndef MMCCAM
101 MMC_DECLARE_BRIDGE(hisi_dwmmc);
102 #endif
Cache object: e9bca2cba0130276b5cf041ebc1ff653
|