The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dev/netif/an/if_an_pci.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*
    2  * Copyright (c) 1997, 1998, 1999
    3  *      Bill Paul <wpaul@ctr.columbia.edu>.  All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  * 3. All advertising materials mentioning features or use of this software
   14  *    must display the following acknowledgement:
   15  *      This product includes software developed by Bill Paul.
   16  * 4. Neither the name of the author nor the names of any co-contributors
   17  *    may be used to endorse or promote products derived from this software
   18  *    without specific prior written permission.
   19  *
   20  * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
   21  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   22  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   23  * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
   24  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   25  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   26  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   27  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   28  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   29  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
   30  * THE POSSIBILITY OF SUCH DAMAGE.
   31  *
   32  * $FreeBSD: src/sys/dev/an/if_an_pci.c,v 1.2.2.8 2003/02/11 03:32:48 ambrisko Exp $
   33  */
   34 
   35 /*
   36  * This is a PCI shim for the Aironet PC4500/4800 wireless network
   37  * driver. Aironet makes PCMCIA, ISA and PCI versions of these devices,
   38  * which all have basically the same interface. The ISA and PCI cards
   39  * are actually bridge adapters with PCMCIA cards inserted into them,
   40  * however they appear as normal PCI or ISA devices to the host.
   41  *
   42  * All we do here is handle the PCI probe and attach and set up an
   43  * interrupt handler entry point. The PCI version of the card uses
   44  * a PLX 9050 PCI to "dumb bus" bridge chip, which provides us with
   45  * multiple PCI address space mappings. The primary mapping at PCI
   46  * register 0x14 is for the PLX chip itself, *NOT* the Aironet card.
   47  * The I/O address of the Aironet is actually at register 0x18, which
   48  * is the local bus mapping register for bus space 0. There are also
   49  * registers for additional register spaces at registers 0x1C and
   50  * 0x20, but these are unused in the Aironet devices. To find out
   51  * more, you need a datasheet for the 9050 from PLX, but you have
   52  * to go through their sales office to get it. Bleh.
   53  */
   54 
   55 #include "opt_inet.h"
   56 
   57 #ifdef INET
   58 #define ANCACHE
   59 #endif
   60 
   61 #include <sys/param.h>
   62 #include <sys/systm.h>
   63 #include <sys/sockio.h>
   64 #include <sys/mbuf.h>
   65 #include <sys/malloc.h>
   66 #include <sys/kernel.h>
   67 #include <sys/socket.h>
   68 #include <sys/interrupt.h>
   69 #include <sys/module.h>
   70 #include <sys/bus.h>
   71 #include <sys/rman.h>
   72 
   73 #include <net/if.h>
   74 #include <net/if_arp.h>
   75 #include <net/ethernet.h>
   76 #include <net/if_dl.h>
   77 #include <net/if_media.h>
   78 #include <net/ifq_var.h>
   79 
   80 #include "pcidevs.h"
   81 #include <bus/pci/pcireg.h>
   82 #include <bus/pci/pcivar.h>
   83 
   84 #include "if_aironet_ieee.h"
   85 #include "if_anreg.h"
   86 
   87 struct an_type {
   88         uint16_t                 an_vid;
   89         uint16_t                 an_did;
   90         int                      an_port_rid;
   91         const char              *an_name;
   92 };
   93 
   94 static const struct an_type an_devs[] = {
   95         { PCI_VENDOR_AIRONET, PCI_PRODUCT_AIRONET_350,
   96           PCIR_BAR(2), "Cisco Aironet 350 Series" },
   97         { PCI_VENDOR_AIRONET, PCI_PRODUCT_AIRONET_PC4500,
   98           PCIR_BAR(2), "Aironet PCI4500" },
   99         { PCI_VENDOR_AIRONET, PCI_PRODUCT_AIRONET_PC4800,
  100           PCIR_BAR(2), "Aironet PCI4800" },
  101         { PCI_VENDOR_AIRONET, PCI_PRODUCT_AIRONET_PC4xxx,
  102           PCIR_BAR(2), "Aironet PCI4500/PCI4800" },
  103         { PCI_VENDOR_AIRONET, PCI_PRODUCT_AIRONET_MPI350,
  104           PCIR_BAR(0), "Cisco Aironet MPI350" },
  105         { 0, 0, 0, NULL }
  106 };
  107 
  108 static int an_probe_pci         (device_t);
  109 static int an_attach_pci        (device_t);
  110 static int an_suspend_pci       (device_t);
  111 static int an_resume_pci        (device_t);
  112 
  113 static int
  114 an_probe_pci(device_t dev)
  115 {
  116         const struct an_type *t;
  117         uint16_t vid, did;
  118 
  119         vid = pci_get_vendor(dev);
  120         did = pci_get_device(dev);
  121         for (t = an_devs; t->an_name != NULL; ++t) {
  122                 if (vid == t->an_vid && did == t->an_did) {
  123                         struct an_softc *sc;
  124 
  125                         sc = device_get_softc(dev);
  126                         sc->port_rid = t->an_port_rid;
  127                         if (vid == PCI_VENDOR_AIRONET &&
  128                             did == PCI_PRODUCT_AIRONET_MPI350)
  129                                 sc->mpi350 = 1;
  130 
  131                         device_set_desc(dev, t->an_name);
  132                         return(0);
  133                 }
  134         }
  135         return(ENXIO);
  136 }
  137 
  138 static int
  139 an_attach_pci(device_t dev)
  140 {
  141         struct an_softc         *sc;
  142         struct ifnet            *ifp;
  143         int                     flags, error;
  144 
  145         sc = device_get_softc(dev);
  146         ifp = &sc->arpcom.ac_if;
  147         flags = device_get_flags(dev);
  148 
  149         error = an_alloc_port(dev, sc->port_rid, 1);
  150         if (error) {
  151                 device_printf(dev, "couldn't map ports\n");
  152                 goto fail;
  153         }
  154 
  155         sc->an_btag = rman_get_bustag(sc->port_res);
  156         sc->an_bhandle = rman_get_bushandle(sc->port_res);
  157 
  158         /* Allocate memory for MPI350 */
  159         if (sc->mpi350) {
  160                 /* Allocate memory */
  161                 sc->mem_rid = PCIR_MAPS + 4;
  162                 error = an_alloc_memory(dev, sc->mem_rid, 1);
  163                 if (error) {
  164                         device_printf(dev, "couldn't map memory\n");
  165                         goto fail;
  166                 }
  167                 sc->an_mem_btag = rman_get_bustag(sc->mem_res);
  168                 sc->an_mem_bhandle = rman_get_bushandle(sc->mem_res);
  169 
  170                 /* Allocate aux. memory */
  171                 sc->mem_aux_rid = PCIR_MAPS + 8;
  172                 error = an_alloc_aux_memory(dev, sc->mem_aux_rid, 
  173                     AN_AUXMEMSIZE);
  174                 if (error) {
  175                         device_printf(dev, "couldn't map aux memory\n");
  176                         goto fail;
  177                 }
  178                 sc->an_mem_aux_btag = rman_get_bustag(sc->mem_aux_res);
  179                 sc->an_mem_aux_bhandle = rman_get_bushandle(sc->mem_aux_res);
  180 
  181                 /* Allocate DMA region */
  182                 error = bus_dma_tag_create(NULL,        /* parent */
  183                                1, 0,                    /* alignment, bounds */
  184                                BUS_SPACE_MAXADDR_32BIT, /* lowaddr */
  185                                BUS_SPACE_MAXADDR,       /* highaddr */
  186                                NULL, NULL,              /* filter, filterarg */
  187                                0x3ffff,                 /* maxsize XXX */
  188                                1,                       /* nsegments */
  189                                0xffff,                  /* maxsegsize XXX */
  190                                BUS_DMA_ALLOCNOW,        /* flags */
  191                                &sc->an_dtag);
  192                 if (error) {
  193                         device_printf(dev, "couldn't get DMA region\n");
  194                         goto fail;
  195                 }
  196         }
  197 
  198         /* Allocate interrupt */
  199         error = an_alloc_irq(dev, 0, RF_SHAREABLE);
  200         if (error)
  201                 goto fail;
  202 
  203         error = an_attach(sc, dev, flags);
  204         if (error)
  205                 goto fail;
  206 
  207         ifq_set_cpuid(&ifp->if_snd, rman_get_cpuid(sc->irq_res));
  208 
  209         error = bus_setup_intr(dev, sc->irq_res, INTR_MPSAFE,
  210                                an_intr, sc, &sc->irq_handle, 
  211                                sc->arpcom.ac_if.if_serializer);
  212         if (error) {
  213                 ifmedia_removeall(&sc->an_ifmedia);
  214                 ether_ifdetach(&sc->arpcom.ac_if);
  215                 goto fail;
  216         }
  217 
  218         return(0);
  219 
  220 fail:
  221         an_release_resources(dev);
  222         return(error);
  223 }
  224 
  225 static int
  226 an_suspend_pci(device_t dev)
  227 {
  228         an_shutdown(dev);
  229         
  230         return (0);
  231 }
  232 
  233 static int
  234 an_resume_pci(device_t dev)
  235 {
  236         an_resume(dev);
  237 
  238         return (0);
  239 }
  240 
  241 static device_method_t an_pci_methods[] = {
  242         /* Device interface */
  243         DEVMETHOD(device_probe,         an_probe_pci),
  244         DEVMETHOD(device_attach,        an_attach_pci),
  245         DEVMETHOD(device_detach,        an_detach),
  246         DEVMETHOD(device_shutdown,      an_shutdown),
  247         DEVMETHOD(device_suspend,       an_suspend_pci),
  248         DEVMETHOD(device_resume,        an_resume_pci),
  249         DEVMETHOD_END
  250 };
  251 
  252 static driver_t an_pci_driver = {
  253         "an",
  254         an_pci_methods,
  255         sizeof(struct an_softc),
  256 };
  257 
  258 static devclass_t an_devclass;
  259 
  260 DRIVER_MODULE(if_an, pci, an_pci_driver, an_devclass, NULL, NULL);

Cache object: d4d1787ef7a1e6956a883f30e80761a1


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.