FreeBSD/Linux Kernel Cross Reference
sys/dev/pci/ydsvar.h
1 /* $NetBSD: ydsvar.h,v 1.2 2001/12/25 16:55:50 someya Exp $ */
2
3 /*
4 * Copyright (c) 2000, 2001 Kazuki Sakamoto and Minoura Makoto.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28 #ifndef _DEV_PCI_YDSVAR_H_
29 #define _DEV_PCI_YDSVAR_H_
30
31 #define N_PLAY_SLOTS 2 /* We use only 2 (R and L) */
32 #define N_PLAY_SLOT_CTRL 2
33 #define WORK_SIZE 0x0400
34
35 /*
36 * softc
37 */
38 struct yds_dma {
39 bus_dmamap_t map;
40 caddr_t addr; /* VA */
41 bus_dma_segment_t segs[1];
42 int nsegs;
43 size_t size;
44 struct yds_dma *next;
45 };
46
47 struct yds_codec_softc {
48 struct device sc_dev; /* base device */
49 struct yds_softc *sc;
50 int id;
51 int status_data;
52 int status_addr;
53 struct ac97_host_if host_if;
54 struct ac97_codec_if *codec_if;
55 };
56
57 struct yds_softc {
58 struct device sc_dev; /* base device */
59 pci_chipset_tag_t sc_pc;
60 pcitag_t sc_pcitag;
61 pcireg_t sc_id;
62 int sc_revision;
63 void *sc_ih; /* interrupt vectoring */
64 bus_space_tag_t memt;
65 bus_space_handle_t memh;
66 bus_dma_tag_t sc_dmatag; /* DMA tag */
67 u_int sc_flags;
68
69 struct yds_codec_softc sc_codec[2]; /* Primary/Secondary AC97 */
70
71 struct yds_dma *sc_dmas; /* List of DMA handles */
72
73 /*
74 * Play/record status
75 */
76 struct {
77 void (*intr)(void *); /* rint/pint */
78 void *intr_arg; /* arg for intr */
79 u_int offset; /* filled up to here */
80 u_int blksize;
81 u_int factor; /* byte per sample */
82 u_int length; /* ring buffer length */
83 struct yds_dma *dma; /* DMA handle for ring buf */
84 } sc_play, sc_rec;
85
86 /*
87 * DSP control data
88 *
89 * Work space, play control data table, play slot control data,
90 * rec slot control data and effect slot control data are
91 * stored in a single memory segment in this order.
92 */
93 struct yds_dma sc_ctrldata;
94 /* KVA and offset in buffer of play ctrl data tbl */
95 u_int32_t *ptbl;
96 off_t ptbloff;
97 /* KVA and offset in buffer of rec slot ctrl data */
98 struct rec_slot_ctrl_bank *rbank;
99 off_t rbankoff;
100 /* Array of KVA pointers and offset of play slot control data */
101 struct play_slot_ctrl_bank *pbankp[N_PLAY_SLOT_CTRL_BANK
102 *N_PLAY_SLOTS];
103 off_t pbankoff;
104
105 /*
106 * Legacy support
107 */
108 bus_space_tag_t sc_legacy_iot;
109 bus_space_handle_t sc_opl_ioh;
110 struct device *sc_mpu;
111 bus_space_handle_t sc_mpu_ioh;
112 };
113 #define sc_opl_iot sc_legacy_iot
114 #define sc_mpu_iot sc_legacy_iot
115
116 #endif /* _DEV_PCI_YDSVAR_H_ */
Cache object: d7a31e30cf2d65dd58083143e7522e87
|