The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dev/ral/rt2860reg.h

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2007 Damien Bergamini <damien.bergamini@free.fr>
    3  * Copyright (c) 2012 Bernhard Schmidt <bschmidt@FreeBSD.org>
    4  *
    5  * Permission to use, copy, modify, and distribute this software for any
    6  * purpose with or without fee is hereby granted, provided that the above
    7  * copyright notice and this permission notice appear in all copies.
    8  *
    9  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
   10  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
   11  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
   12  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
   13  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
   14  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
   15  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
   16  *
   17  * $OpenBSD: rt2860reg.h,v 1.30 2010/05/10 18:17:10 damien Exp $
   18  * $FreeBSD$
   19  */
   20 
   21 #define RT2860_NOISE_FLOOR              -95
   22 
   23 /* PCI registers */
   24 #define RT2860_PCI_CFG                  0x0000
   25 #define RT2860_PCI_EECTRL               0x0004
   26 #define RT2860_PCI_MCUCTRL              0x0008
   27 #define RT2860_PCI_SYSCTRL              0x000c
   28 #define RT2860_PCIE_JTAG                0x0010
   29 
   30 #define RT3090_AUX_CTRL                 0x010c
   31 
   32 #define RT3070_OPT_14                   0x0114
   33 
   34 /* SCH/DMA registers */
   35 #define RT2860_INT_STATUS               0x0200
   36 #define RT2860_INT_MASK                 0x0204
   37 #define RT2860_WPDMA_GLO_CFG            0x0208
   38 #define RT2860_WPDMA_RST_IDX            0x020c
   39 #define RT2860_DELAY_INT_CFG            0x0210
   40 #define RT2860_WMM_AIFSN_CFG            0x0214
   41 #define RT2860_WMM_CWMIN_CFG            0x0218
   42 #define RT2860_WMM_CWMAX_CFG            0x021c
   43 #define RT2860_WMM_TXOP0_CFG            0x0220
   44 #define RT2860_WMM_TXOP1_CFG            0x0224
   45 #define RT2860_GPIO_CTRL                0x0228
   46 #define RT2860_MCU_CMD_REG              0x022c
   47 #define RT2860_TX_BASE_PTR(qid)         (0x0230 + (qid) * 16)
   48 #define RT2860_TX_MAX_CNT(qid)          (0x0234 + (qid) * 16)
   49 #define RT2860_TX_CTX_IDX(qid)          (0x0238 + (qid) * 16)
   50 #define RT2860_TX_DTX_IDX(qid)          (0x023c + (qid) * 16)
   51 #define RT2860_RX_BASE_PTR              0x0290
   52 #define RT2860_RX_MAX_CNT               0x0294
   53 #define RT2860_RX_CALC_IDX              0x0298
   54 #define RT2860_FS_DRX_IDX               0x029c
   55 #define RT2860_USB_DMA_CFG              0x02a0  /* RT2870 only */
   56 #define RT2860_US_CYC_CNT               0x02a4
   57 
   58 /* PBF registers */
   59 #define RT2860_SYS_CTRL                 0x0400
   60 #define RT2860_HOST_CMD                 0x0404
   61 #define RT2860_PBF_CFG                  0x0408
   62 #define RT2860_MAX_PCNT                 0x040c
   63 #define RT2860_BUF_CTRL                 0x0410
   64 #define RT2860_MCU_INT_STA              0x0414
   65 #define RT2860_MCU_INT_ENA              0x0418
   66 #define RT2860_TXQ_IO(qid)              (0x041c + (qid) * 4)
   67 #define RT2860_RX0Q_IO                  0x0424
   68 #define RT2860_BCN_OFFSET0              0x042c
   69 #define RT2860_BCN_OFFSET1              0x0430
   70 #define RT2860_TXRXQ_STA                0x0434
   71 #define RT2860_TXRXQ_PCNT               0x0438
   72 #define RT2860_PBF_DBG                  0x043c
   73 #define RT2860_CAP_CTRL                 0x0440
   74 
   75 /* RT3070 registers */
   76 #define RT3070_RF_CSR_CFG               0x0500
   77 #define RT3070_EFUSE_CTRL               0x0580
   78 #define RT3070_EFUSE_DATA0              0x0590
   79 #define RT3070_EFUSE_DATA1              0x0594
   80 #define RT3070_EFUSE_DATA2              0x0598
   81 #define RT3070_EFUSE_DATA3              0x059c
   82 #define RT3090_OSC_CTRL                 0x05a4
   83 #define RT3070_LDO_CFG0                 0x05d4
   84 #define RT3070_GPIO_SWITCH              0x05dc
   85 
   86 /* MAC registers */
   87 #define RT2860_ASIC_VER_ID              0x1000
   88 #define RT2860_MAC_SYS_CTRL             0x1004
   89 #define RT2860_MAC_ADDR_DW0             0x1008
   90 #define RT2860_MAC_ADDR_DW1             0x100c
   91 #define RT2860_MAC_BSSID_DW0            0x1010
   92 #define RT2860_MAC_BSSID_DW1            0x1014
   93 #define RT2860_MAX_LEN_CFG              0x1018
   94 #define RT2860_BBP_CSR_CFG              0x101c
   95 #define RT2860_RF_CSR_CFG0              0x1020
   96 #define RT2860_RF_CSR_CFG1              0x1024
   97 #define RT2860_RF_CSR_CFG2              0x1028
   98 #define RT2860_LED_CFG                  0x102c
   99 
  100 /* undocumented registers */
  101 #define RT2860_DEBUG                    0x10f4
  102 
  103 /* MAC Timing control registers */
  104 #define RT2860_XIFS_TIME_CFG            0x1100
  105 #define RT2860_BKOFF_SLOT_CFG           0x1104
  106 #define RT2860_NAV_TIME_CFG             0x1108
  107 #define RT2860_CH_TIME_CFG              0x110c
  108 #define RT2860_PBF_LIFE_TIMER           0x1110
  109 #define RT2860_BCN_TIME_CFG             0x1114
  110 #define RT2860_TBTT_SYNC_CFG            0x1118
  111 #define RT2860_TSF_TIMER_DW0            0x111c
  112 #define RT2860_TSF_TIMER_DW1            0x1120
  113 #define RT2860_TBTT_TIMER               0x1124
  114 #define RT2860_INT_TIMER_CFG            0x1128
  115 #define RT2860_INT_TIMER_EN             0x112c
  116 #define RT2860_CH_IDLE_TIME             0x1130
  117 
  118 /* MAC Power Save configuration registers */
  119 #define RT2860_MAC_STATUS_REG           0x1200
  120 #define RT2860_PWR_PIN_CFG              0x1204
  121 #define RT2860_AUTO_WAKEUP_CFG          0x1208
  122 
  123 /* MAC TX configuration registers */
  124 #define RT2860_EDCA_AC_CFG(aci)         (0x1300 + (aci) * 4)
  125 #define RT2860_EDCA_TID_AC_MAP          0x1310
  126 #define RT2860_TX_PWR_CFG(ridx)         (0x1314 + (ridx) * 4)
  127 #define RT2860_TX_PIN_CFG               0x1328
  128 #define RT2860_TX_BAND_CFG              0x132c
  129 #define RT2860_TX_SW_CFG0               0x1330
  130 #define RT2860_TX_SW_CFG1               0x1334
  131 #define RT2860_TX_SW_CFG2               0x1338
  132 #define RT2860_TXOP_THRES_CFG           0x133c
  133 #define RT2860_TXOP_CTRL_CFG            0x1340
  134 #define RT2860_TX_RTS_CFG               0x1344
  135 #define RT2860_TX_TIMEOUT_CFG           0x1348
  136 #define RT2860_TX_RTY_CFG               0x134c
  137 #define RT2860_TX_LINK_CFG              0x1350
  138 #define RT2860_HT_FBK_CFG0              0x1354
  139 #define RT2860_HT_FBK_CFG1              0x1358
  140 #define RT2860_LG_FBK_CFG0              0x135c
  141 #define RT2860_LG_FBK_CFG1              0x1360
  142 #define RT2860_CCK_PROT_CFG             0x1364
  143 #define RT2860_OFDM_PROT_CFG            0x1368
  144 #define RT2860_MM20_PROT_CFG            0x136c
  145 #define RT2860_MM40_PROT_CFG            0x1370
  146 #define RT2860_GF20_PROT_CFG            0x1374
  147 #define RT2860_GF40_PROT_CFG            0x1378
  148 #define RT2860_EXP_CTS_TIME             0x137c
  149 #define RT2860_EXP_ACK_TIME             0x1380
  150 
  151 /* MAC RX configuration registers */
  152 #define RT2860_RX_FILTR_CFG             0x1400
  153 #define RT2860_AUTO_RSP_CFG             0x1404
  154 #define RT2860_LEGACY_BASIC_RATE        0x1408
  155 #define RT2860_HT_BASIC_RATE            0x140c
  156 #define RT2860_HT_CTRL_CFG              0x1410
  157 #define RT2860_SIFS_COST_CFG            0x1414
  158 #define RT2860_RX_PARSER_CFG            0x1418
  159 
  160 /* MAC Security configuration registers */
  161 #define RT2860_TX_SEC_CNT0              0x1500
  162 #define RT2860_RX_SEC_CNT0              0x1504
  163 #define RT2860_CCMP_FC_MUTE             0x1508
  164 
  165 /* MAC HCCA/PSMP configuration registers */
  166 #define RT2860_TXOP_HLDR_ADDR0          0x1600
  167 #define RT2860_TXOP_HLDR_ADDR1          0x1604
  168 #define RT2860_TXOP_HLDR_ET             0x1608
  169 #define RT2860_QOS_CFPOLL_RA_DW0        0x160c
  170 #define RT2860_QOS_CFPOLL_A1_DW1        0x1610
  171 #define RT2860_QOS_CFPOLL_QC            0x1614
  172 
  173 /* MAC Statistics Counters */
  174 #define RT2860_RX_STA_CNT0              0x1700
  175 #define RT2860_RX_STA_CNT1              0x1704
  176 #define RT2860_RX_STA_CNT2              0x1708
  177 #define RT2860_TX_STA_CNT0              0x170c
  178 #define RT2860_TX_STA_CNT1              0x1710
  179 #define RT2860_TX_STA_CNT2              0x1714
  180 #define RT2860_TX_STAT_FIFO             0x1718
  181 
  182 /* RX WCID search table */
  183 #define RT2860_WCID_ENTRY(wcid)         (0x1800 + (wcid) * 8)
  184 
  185 #define RT2860_FW_BASE                  0x2000
  186 #define RT2870_FW_BASE                  0x3000
  187 
  188 /* Pair-wise key table */
  189 #define RT2860_PKEY(wcid)               (0x4000 + (wcid) * 32)
  190 
  191 /* IV/EIV table */
  192 #define RT2860_IVEIV(wcid)              (0x6000 + (wcid) * 8)
  193 
  194 /* WCID attribute table */
  195 #define RT2860_WCID_ATTR(wcid)          (0x6800 + (wcid) * 4)
  196 
  197 /* Shared Key Table */
  198 #define RT2860_SKEY(vap, kidx)          (0x6c00 + (vap) * 128 + (kidx) * 32)
  199 
  200 /* Shared Key Mode */
  201 #define RT2860_SKEY_MODE_0_7            0x7000
  202 #define RT2860_SKEY_MODE_8_15           0x7004
  203 #define RT2860_SKEY_MODE_16_23          0x7008
  204 #define RT2860_SKEY_MODE_24_31          0x700c
  205 
  206 /* Shared Memory between MCU and host */
  207 #define RT2860_H2M_MAILBOX              0x7010
  208 #define RT2860_H2M_MAILBOX_CID          0x7014
  209 #define RT2860_H2M_MAILBOX_STATUS       0x701c
  210 #define RT2860_H2M_BBPAGENT             0x7028
  211 #define RT2860_BCN_BASE(vap)            (0x7800 + (vap) * 512)
  212 
  213 /* possible flags for RT2860_PCI_CFG */
  214 #define RT2860_PCI_CFG_USB      (1 << 17)
  215 #define RT2860_PCI_CFG_PCI      (1 << 16)
  216 
  217 /* possible flags for register RT2860_PCI_EECTRL */
  218 #define RT2860_C        (1 << 0)
  219 #define RT2860_S        (1 << 1)
  220 #define RT2860_D        (1 << 2)
  221 #define RT2860_SHIFT_D  2
  222 #define RT2860_Q        (1 << 3)
  223 #define RT2860_SHIFT_Q  3
  224 
  225 /* possible flags for registers INT_STATUS/INT_MASK */
  226 #define RT2860_TX_COHERENT      (1 << 17)
  227 #define RT2860_RX_COHERENT      (1 << 16)
  228 #define RT2860_MAC_INT_4        (1 << 15)
  229 #define RT2860_MAC_INT_3        (1 << 14)
  230 #define RT2860_MAC_INT_2        (1 << 13)
  231 #define RT2860_MAC_INT_1        (1 << 12)
  232 #define RT2860_MAC_INT_0        (1 << 11)
  233 #define RT2860_TX_RX_COHERENT   (1 << 10)
  234 #define RT2860_MCU_CMD_INT      (1 <<  9)
  235 #define RT2860_TX_DONE_INT5     (1 <<  8)
  236 #define RT2860_TX_DONE_INT4     (1 <<  7)
  237 #define RT2860_TX_DONE_INT3     (1 <<  6)
  238 #define RT2860_TX_DONE_INT2     (1 <<  5)
  239 #define RT2860_TX_DONE_INT1     (1 <<  4)
  240 #define RT2860_TX_DONE_INT0     (1 <<  3)
  241 #define RT2860_RX_DONE_INT      (1 <<  2)
  242 #define RT2860_TX_DLY_INT       (1 <<  1)
  243 #define RT2860_RX_DLY_INT       (1 <<  0)
  244 
  245 /* possible flags for register WPDMA_GLO_CFG */
  246 #define RT2860_HDR_SEG_LEN_SHIFT        8
  247 #define RT2860_BIG_ENDIAN               (1 << 7)
  248 #define RT2860_TX_WB_DDONE              (1 << 6)
  249 #define RT2860_WPDMA_BT_SIZE_SHIFT      4
  250 #define RT2860_WPDMA_BT_SIZE16          0
  251 #define RT2860_WPDMA_BT_SIZE32          1
  252 #define RT2860_WPDMA_BT_SIZE64          2
  253 #define RT2860_WPDMA_BT_SIZE128         3
  254 #define RT2860_RX_DMA_BUSY              (1 << 3)
  255 #define RT2860_RX_DMA_EN                (1 << 2)
  256 #define RT2860_TX_DMA_BUSY              (1 << 1)
  257 #define RT2860_TX_DMA_EN                (1 << 0)
  258 
  259 /* flags for register WPDMA_RST_IDX */
  260 #define RT2860_RST_DRX_IDX0             (1 << 16)
  261 #define RT2860_RST_DTX_IDX5             (1 <<  5)
  262 #define RT2860_RST_DTX_IDX4             (1 <<  4)
  263 #define RT2860_RST_DTX_IDX3             (1 <<  3)
  264 #define RT2860_RST_DTX_IDX2             (1 <<  2)
  265 #define RT2860_RST_DTX_IDX1             (1 <<  1)
  266 #define RT2860_RST_DTX_IDX0             (1 <<  0)
  267 
  268 /* possible flags for register DELAY_INT_CFG */
  269 #define RT2860_TXDLY_INT_EN             (1U << 31)
  270 #define RT2860_TXMAX_PINT_SHIFT         24
  271 #define RT2860_TXMAX_PTIME_SHIFT        16
  272 #define RT2860_RXDLY_INT_EN             (1 << 15)
  273 #define RT2860_RXMAX_PINT_SHIFT         8
  274 #define RT2860_RXMAX_PTIME_SHIFT        0
  275 
  276 /* possible flags for register GPIO_CTRL */
  277 #define RT2860_GPIO_D_SHIFT     8
  278 #define RT2860_GPIO_O_SHIFT     0
  279 
  280 /* possible flags for register USB_DMA_CFG */
  281 #define RT2860_USB_TX_BUSY              (1U << 31)
  282 #define RT2860_USB_RX_BUSY              (1 << 30)
  283 #define RT2860_USB_EPOUT_VLD_SHIFT      24
  284 #define RT2860_USB_TX_EN                (1 << 23)
  285 #define RT2860_USB_RX_EN                (1 << 22)
  286 #define RT2860_USB_RX_AGG_EN            (1 << 21)
  287 #define RT2860_USB_TXOP_HALT            (1 << 20)
  288 #define RT2860_USB_TX_CLEAR             (1 << 19)
  289 #define RT2860_USB_PHY_WD_EN            (1 << 16)
  290 #define RT2860_USB_PHY_MAN_RST          (1 << 15)
  291 #define RT2860_USB_RX_AGG_LMT(x)        ((x) << 8)      /* in unit of 1KB */
  292 #define RT2860_USB_RX_AGG_TO(x)         ((x) & 0xff)    /* in unit of 33ns */
  293 
  294 /* possible flags for register US_CYC_CNT */
  295 #define RT2860_TEST_EN          (1 << 24)
  296 #define RT2860_TEST_SEL_SHIFT   16
  297 #define RT2860_BT_MODE_EN       (1 <<  8)
  298 #define RT2860_US_CYC_CNT_SHIFT 0
  299 
  300 /* possible flags for register SYS_CTRL */
  301 #define RT2860_HST_PM_SEL       (1 << 16)
  302 #define RT2860_CAP_MODE         (1 << 14)
  303 #define RT2860_PME_OEN          (1 << 13)
  304 #define RT2860_CLKSELECT        (1 << 12)
  305 #define RT2860_PBF_CLK_EN       (1 << 11)
  306 #define RT2860_MAC_CLK_EN       (1 << 10)
  307 #define RT2860_DMA_CLK_EN       (1 <<  9)
  308 #define RT2860_MCU_READY        (1 <<  7)
  309 #define RT2860_ASY_RESET        (1 <<  4)
  310 #define RT2860_PBF_RESET        (1 <<  3)
  311 #define RT2860_MAC_RESET        (1 <<  2)
  312 #define RT2860_DMA_RESET        (1 <<  1)
  313 #define RT2860_MCU_RESET        (1 <<  0)
  314 
  315 /* possible values for register HOST_CMD */
  316 #define RT2860_MCU_CMD_SLEEP    0x30
  317 #define RT2860_MCU_CMD_WAKEUP   0x31
  318 #define RT2860_MCU_CMD_LEDS     0x50
  319 #define RT2860_MCU_CMD_LED_RSSI 0x51
  320 #define RT2860_MCU_CMD_LED1     0x52
  321 #define RT2860_MCU_CMD_LED2     0x53
  322 #define RT2860_MCU_CMD_LED3     0x54
  323 #define RT2860_MCU_CMD_RFRESET  0x72
  324 #define RT2860_MCU_CMD_ANTSEL   0x73
  325 #define RT2860_MCU_CMD_BBP      0x80
  326 #define RT2860_MCU_CMD_PSLEVEL  0x83
  327 
  328 /* possible flags for register PBF_CFG */
  329 #define RT2860_TX1Q_NUM_SHIFT   21
  330 #define RT2860_TX2Q_NUM_SHIFT   16
  331 #define RT2860_NULL0_MODE       (1 << 15)
  332 #define RT2860_NULL1_MODE       (1 << 14)
  333 #define RT2860_RX_DROP_MODE     (1 << 13)
  334 #define RT2860_TX0Q_MANUAL      (1 << 12)
  335 #define RT2860_TX1Q_MANUAL      (1 << 11)
  336 #define RT2860_TX2Q_MANUAL      (1 << 10)
  337 #define RT2860_RX0Q_MANUAL      (1 <<  9)
  338 #define RT2860_HCCA_EN          (1 <<  8)
  339 #define RT2860_TX0Q_EN          (1 <<  4)
  340 #define RT2860_TX1Q_EN          (1 <<  3)
  341 #define RT2860_TX2Q_EN          (1 <<  2)
  342 #define RT2860_RX0Q_EN          (1 <<  1)
  343 
  344 /* possible flags for register BUF_CTRL */
  345 #define RT2860_WRITE_TXQ(qid)   (1 << (11 - (qid)))
  346 #define RT2860_NULL0_KICK       (1 << 7)
  347 #define RT2860_NULL1_KICK       (1 << 6)
  348 #define RT2860_BUF_RESET        (1 << 5)
  349 #define RT2860_READ_TXQ(qid)    (1 << (3 - (qid))
  350 #define RT2860_READ_RX0Q        (1 << 0)
  351 
  352 /* possible flags for registers MCU_INT_STA/MCU_INT_ENA */
  353 #define RT2860_MCU_MAC_INT_8    (1 << 24)
  354 #define RT2860_MCU_MAC_INT_7    (1 << 23)
  355 #define RT2860_MCU_MAC_INT_6    (1 << 22)
  356 #define RT2860_MCU_MAC_INT_4    (1 << 20)
  357 #define RT2860_MCU_MAC_INT_3    (1 << 19)
  358 #define RT2860_MCU_MAC_INT_2    (1 << 18)
  359 #define RT2860_MCU_MAC_INT_1    (1 << 17)
  360 #define RT2860_MCU_MAC_INT_0    (1 << 16)
  361 #define RT2860_DTX0_INT         (1 << 11)
  362 #define RT2860_DTX1_INT         (1 << 10)
  363 #define RT2860_DTX2_INT         (1 <<  9)
  364 #define RT2860_DRX0_INT         (1 <<  8)
  365 #define RT2860_HCMD_INT         (1 <<  7)
  366 #define RT2860_N0TX_INT         (1 <<  6)
  367 #define RT2860_N1TX_INT         (1 <<  5)
  368 #define RT2860_BCNTX_INT        (1 <<  4)
  369 #define RT2860_MTX0_INT         (1 <<  3)
  370 #define RT2860_MTX1_INT         (1 <<  2)
  371 #define RT2860_MTX2_INT         (1 <<  1)
  372 #define RT2860_MRX0_INT         (1 <<  0)
  373 
  374 /* possible flags for register TXRXQ_PCNT */
  375 #define RT2860_RX0Q_PCNT_MASK   0xff000000
  376 #define RT2860_TX2Q_PCNT_MASK   0x00ff0000
  377 #define RT2860_TX1Q_PCNT_MASK   0x0000ff00
  378 #define RT2860_TX0Q_PCNT_MASK   0x000000ff
  379 
  380 /* possible flags for register CAP_CTRL */
  381 #define RT2860_CAP_ADC_FEQ              (1U << 31)
  382 #define RT2860_CAP_START                (1 << 30)
  383 #define RT2860_MAN_TRIG                 (1 << 29)
  384 #define RT2860_TRIG_OFFSET_SHIFT        16
  385 #define RT2860_START_ADDR_SHIFT         0
  386 
  387 /* possible flags for register RF_CSR_CFG */
  388 #define RT3070_RF_KICK          (1 << 17)
  389 #define RT3070_RF_WRITE         (1 << 16)
  390 
  391 /* possible flags for register EFUSE_CTRL */
  392 #define RT3070_SEL_EFUSE        (1U << 31)
  393 #define RT3070_EFSROM_KICK      (1 << 30)
  394 #define RT3070_EFSROM_AIN_MASK  0x03ff0000
  395 #define RT3070_EFSROM_AIN_SHIFT 16
  396 #define RT3070_EFSROM_MODE_MASK 0x000000c0
  397 #define RT3070_EFUSE_AOUT_MASK  0x0000003f
  398 
  399 /* possible flags for register MAC_SYS_CTRL */
  400 #define RT2860_RX_TS_EN         (1 << 7)
  401 #define RT2860_WLAN_HALT_EN     (1 << 6)
  402 #define RT2860_PBF_LOOP_EN      (1 << 5)
  403 #define RT2860_CONT_TX_TEST     (1 << 4)
  404 #define RT2860_MAC_RX_EN        (1 << 3)
  405 #define RT2860_MAC_TX_EN        (1 << 2)
  406 #define RT2860_BBP_HRST         (1 << 1)
  407 #define RT2860_MAC_SRST         (1 << 0)
  408 
  409 /* possible flags for register MAC_BSSID_DW1 */
  410 #define RT2860_MULTI_BCN_NUM_SHIFT      18
  411 #define RT2860_MULTI_BSSID_MODE_SHIFT   16
  412 
  413 /* possible flags for register MAX_LEN_CFG */
  414 #define RT2860_MIN_MPDU_LEN_SHIFT       16
  415 #define RT2860_MAX_PSDU_LEN_SHIFT       12
  416 #define RT2860_MAX_PSDU_LEN8K           0
  417 #define RT2860_MAX_PSDU_LEN16K          1
  418 #define RT2860_MAX_PSDU_LEN32K          2
  419 #define RT2860_MAX_PSDU_LEN64K          3
  420 #define RT2860_MAX_MPDU_LEN_SHIFT       0
  421 
  422 /* possible flags for registers BBP_CSR_CFG/H2M_BBPAGENT */
  423 #define RT2860_BBP_RW_PARALLEL          (1 << 19)
  424 #define RT2860_BBP_PAR_DUR_112_5        (1 << 18)
  425 #define RT2860_BBP_CSR_KICK             (1 << 17)
  426 #define RT2860_BBP_CSR_READ             (1 << 16)
  427 #define RT2860_BBP_ADDR_SHIFT           8
  428 #define RT2860_BBP_DATA_SHIFT           0
  429 
  430 /* possible flags for register RF_CSR_CFG0 */
  431 #define RT2860_RF_REG_CTRL              (1U << 31)
  432 #define RT2860_RF_LE_SEL1               (1 << 30)
  433 #define RT2860_RF_LE_STBY               (1 << 29)
  434 #define RT2860_RF_REG_WIDTH_SHIFT       24
  435 #define RT2860_RF_REG_0_SHIFT           0
  436 
  437 /* possible flags for register RF_CSR_CFG1 */
  438 #define RT2860_RF_DUR_5         (1 << 24)
  439 #define RT2860_RF_REG_1_SHIFT   0
  440 
  441 /* possible flags for register LED_CFG */
  442 #define RT2860_LED_POL                  (1 << 30)
  443 #define RT2860_Y_LED_MODE_SHIFT         28
  444 #define RT2860_G_LED_MODE_SHIFT         26
  445 #define RT2860_R_LED_MODE_SHIFT         24
  446 #define RT2860_LED_MODE_OFF             0
  447 #define RT2860_LED_MODE_BLINK_TX        1
  448 #define RT2860_LED_MODE_SLOW_BLINK      2
  449 #define RT2860_LED_MODE_ON              3
  450 #define RT2860_SLOW_BLK_TIME_SHIFT      16
  451 #define RT2860_LED_OFF_TIME_SHIFT       8
  452 #define RT2860_LED_ON_TIME_SHIFT        0
  453 
  454 /* possible flags for register XIFS_TIME_CFG */
  455 #define RT2860_BB_RXEND_EN              (1 << 29)
  456 #define RT2860_EIFS_TIME_SHIFT          20
  457 #define RT2860_OFDM_XIFS_TIME_SHIFT     16
  458 #define RT2860_OFDM_SIFS_TIME_SHIFT     8
  459 #define RT2860_CCK_SIFS_TIME_SHIFT      0
  460 
  461 /* possible flags for register BKOFF_SLOT_CFG */
  462 #define RT2860_CC_DELAY_TIME_SHIFT      8
  463 #define RT2860_SLOT_TIME                0
  464 
  465 /* possible flags for register NAV_TIME_CFG */
  466 #define RT2860_NAV_UPD                  (1U << 31)
  467 #define RT2860_NAV_UPD_VAL_SHIFT        16
  468 #define RT2860_NAV_CLR_EN               (1 << 15)
  469 #define RT2860_NAV_TIMER_SHIFT          0
  470 
  471 /* possible flags for register CH_TIME_CFG */
  472 #define RT2860_EIFS_AS_CH_BUSY  (1 << 4)
  473 #define RT2860_NAV_AS_CH_BUSY   (1 << 3)
  474 #define RT2860_RX_AS_CH_BUSY    (1 << 2)
  475 #define RT2860_TX_AS_CH_BUSY    (1 << 1)
  476 #define RT2860_CH_STA_TIMER_EN  (1 << 0)
  477 
  478 /* possible values for register BCN_TIME_CFG */
  479 #define RT2860_TSF_INS_COMP_SHIFT       24
  480 #define RT2860_BCN_TX_EN                (1 << 20)
  481 #define RT2860_TBTT_TIMER_EN            (1 << 19)
  482 #define RT2860_TSF_SYNC_MODE_SHIFT      17
  483 #define RT2860_TSF_SYNC_MODE_DIS        0
  484 #define RT2860_TSF_SYNC_MODE_STA        1
  485 #define RT2860_TSF_SYNC_MODE_IBSS       2
  486 #define RT2860_TSF_SYNC_MODE_HOSTAP     3
  487 #define RT2860_TSF_TIMER_EN             (1 << 16)
  488 #define RT2860_BCN_INTVAL_SHIFT         0
  489 
  490 /* possible flags for register TBTT_SYNC_CFG */
  491 #define RT2860_BCN_CWMIN_SHIFT          20
  492 #define RT2860_BCN_AIFSN_SHIFT          16
  493 #define RT2860_BCN_EXP_WIN_SHIFT        8
  494 #define RT2860_TBTT_ADJUST_SHIFT        0
  495 
  496 /* possible flags for register INT_TIMER_CFG */
  497 #define RT2860_GP_TIMER_SHIFT           16
  498 #define RT2860_PRE_TBTT_TIMER_SHIFT     0
  499 
  500 /* possible flags for register INT_TIMER_EN */
  501 #define RT2860_GP_TIMER_EN      (1 << 1)
  502 #define RT2860_PRE_TBTT_INT_EN  (1 << 0)
  503 
  504 /* possible flags for register MAC_STATUS_REG */
  505 #define RT2860_RX_STATUS_BUSY   (1 << 1)
  506 #define RT2860_TX_STATUS_BUSY   (1 << 0)
  507 
  508 /* possible flags for register PWR_PIN_CFG */
  509 #define RT2860_IO_ADDA_PD       (1 << 3)
  510 #define RT2860_IO_PLL_PD        (1 << 2)
  511 #define RT2860_IO_RA_PE         (1 << 1)
  512 #define RT2860_IO_RF_PE         (1 << 0)
  513 
  514 /* possible flags for register AUTO_WAKEUP_CFG */
  515 #define RT2860_AUTO_WAKEUP_EN           (1 << 15)
  516 #define RT2860_SLEEP_TBTT_NUM_SHIFT     8
  517 #define RT2860_WAKEUP_LEAD_TIME_SHIFT   0
  518 
  519 /* possible flags for register TX_PIN_CFG */
  520 #define RT3593_LNA_PE_G2_POL    (1U << 31)
  521 #define RT3593_LNA_PE_A2_POL    (1 << 30)
  522 #define RT3593_LNA_PE_G2_EN     (1 << 29)
  523 #define RT3593_LNA_PE_A2_EN     (1 << 28)
  524 #define RT3593_LNA_PE2_EN       (RT3593_LNA_PE_A2_EN | RT3593_LNA_PE_G2_EN)
  525 #define RT3593_PA_PE_G2_POL     (1 << 27)
  526 #define RT3593_PA_PE_A2_POL     (1 << 26)
  527 #define RT3593_PA_PE_G2_EN      (1 << 25)
  528 #define RT3593_PA_PE_A2_EN      (1 << 24)
  529 #define RT2860_TRSW_POL         (1 << 19)
  530 #define RT2860_TRSW_EN          (1 << 18)
  531 #define RT2860_RFTR_POL         (1 << 17)
  532 #define RT2860_RFTR_EN          (1 << 16)
  533 #define RT2860_LNA_PE_G1_POL    (1 << 15)
  534 #define RT2860_LNA_PE_A1_POL    (1 << 14)
  535 #define RT2860_LNA_PE_G0_POL    (1 << 13)
  536 #define RT2860_LNA_PE_A0_POL    (1 << 12)
  537 #define RT2860_LNA_PE_G1_EN     (1 << 11)
  538 #define RT2860_LNA_PE_A1_EN     (1 << 10)
  539 #define RT2860_LNA_PE1_EN       (RT2860_LNA_PE_A1_EN | RT2860_LNA_PE_G1_EN)
  540 #define RT2860_LNA_PE_G0_EN     (1 <<  9)
  541 #define RT2860_LNA_PE_A0_EN     (1 <<  8)
  542 #define RT2860_LNA_PE0_EN       (RT2860_LNA_PE_A0_EN | RT2860_LNA_PE_G0_EN)
  543 #define RT2860_PA_PE_G1_POL     (1 <<  7)
  544 #define RT2860_PA_PE_A1_POL     (1 <<  6)
  545 #define RT2860_PA_PE_G0_POL     (1 <<  5)
  546 #define RT2860_PA_PE_A0_POL     (1 <<  4)
  547 #define RT2860_PA_PE_G1_EN      (1 <<  3)
  548 #define RT2860_PA_PE_A1_EN      (1 <<  2)
  549 #define RT2860_PA_PE_G0_EN      (1 <<  1)
  550 #define RT2860_PA_PE_A0_EN      (1 <<  0)
  551 
  552 /* possible flags for register TX_BAND_CFG */
  553 #define RT2860_5G_BAND_SEL_N    (1 << 2)
  554 #define RT2860_5G_BAND_SEL_P    (1 << 1)
  555 #define RT2860_TX_BAND_SEL      (1 << 0)
  556 
  557 /* possible flags for register TX_SW_CFG0 */
  558 #define RT2860_DLY_RFTR_EN_SHIFT        24
  559 #define RT2860_DLY_TRSW_EN_SHIFT        16
  560 #define RT2860_DLY_PAPE_EN_SHIFT        8
  561 #define RT2860_DLY_TXPE_EN_SHIFT        0
  562 
  563 /* possible flags for register TX_SW_CFG1 */
  564 #define RT2860_DLY_RFTR_DIS_SHIFT       16
  565 #define RT2860_DLY_TRSW_DIS_SHIFT       8
  566 #define RT2860_DLY_PAPE_DIS SHIFT       0
  567 
  568 /* possible flags for register TX_SW_CFG2 */
  569 #define RT2860_DLY_LNA_EN_SHIFT         24
  570 #define RT2860_DLY_LNA_DIS_SHIFT        16
  571 #define RT2860_DLY_DAC_EN_SHIFT         8
  572 #define RT2860_DLY_DAC_DIS_SHIFT        0
  573 
  574 /* possible flags for register TXOP_THRES_CFG */
  575 #define RT2860_TXOP_REM_THRES_SHIFT     24
  576 #define RT2860_CF_END_THRES_SHIFT       16
  577 #define RT2860_RDG_IN_THRES             8
  578 #define RT2860_RDG_OUT_THRES            0
  579 
  580 /* possible flags for register TXOP_CTRL_CFG */
  581 #define RT2860_EXT_CW_MIN_SHIFT         16
  582 #define RT2860_EXT_CCA_DLY_SHIFT        8
  583 #define RT2860_EXT_CCA_EN               (1 << 7)
  584 #define RT2860_LSIG_TXOP_EN             (1 << 6)
  585 #define RT2860_TXOP_TRUN_EN_MIMOPS      (1 << 4)
  586 #define RT2860_TXOP_TRUN_EN_TXOP        (1 << 3)
  587 #define RT2860_TXOP_TRUN_EN_RATE        (1 << 2)
  588 #define RT2860_TXOP_TRUN_EN_AC          (1 << 1)
  589 #define RT2860_TXOP_TRUN_EN_TIMEOUT     (1 << 0)
  590 
  591 /* possible flags for register TX_RTS_CFG */
  592 #define RT2860_RTS_FBK_EN               (1 << 24)
  593 #define RT2860_RTS_THRES_SHIFT          8
  594 #define RT2860_RTS_RTY_LIMIT_SHIFT      0
  595 
  596 /* possible flags for register TX_TIMEOUT_CFG */
  597 #define RT2860_TXOP_TIMEOUT_SHIFT       16
  598 #define RT2860_RX_ACK_TIMEOUT_SHIFT     8
  599 #define RT2860_MPDU_LIFE_TIME_SHIFT     4
  600 
  601 /* possible flags for register TX_RTY_CFG */
  602 #define RT2860_TX_AUTOFB_EN             (1 << 30)
  603 #define RT2860_AGG_RTY_MODE_TIMER       (1 << 29)
  604 #define RT2860_NAG_RTY_MODE_TIMER       (1 << 28)
  605 #define RT2860_LONG_RTY_THRES_SHIFT     16
  606 #define RT2860_LONG_RTY_LIMIT_SHIFT     8
  607 #define RT2860_SHORT_RTY_LIMIT_SHIFT    0
  608 
  609 /* possible flags for register TX_LINK_CFG */
  610 #define RT2860_REMOTE_MFS_SHIFT         24
  611 #define RT2860_REMOTE_MFB_SHIFT         16
  612 #define RT2860_TX_CFACK_EN              (1 << 12)
  613 #define RT2860_TX_RDG_EN                (1 << 11)
  614 #define RT2860_TX_MRQ_EN                (1 << 10)
  615 #define RT2860_REMOTE_UMFS_EN           (1 <<  9)
  616 #define RT2860_TX_MFB_EN                (1 <<  8)
  617 #define RT2860_REMOTE_MFB_LT_SHIFT      0
  618 
  619 /* possible flags for registers *_PROT_CFG */
  620 #define RT2860_RTSTH_EN                 (1 << 26)
  621 #define RT2860_TXOP_ALLOW_GF40          (1 << 25)
  622 #define RT2860_TXOP_ALLOW_GF20          (1 << 24)
  623 #define RT2860_TXOP_ALLOW_MM40          (1 << 23)
  624 #define RT2860_TXOP_ALLOW_MM20          (1 << 22)
  625 #define RT2860_TXOP_ALLOW_OFDM          (1 << 21)
  626 #define RT2860_TXOP_ALLOW_CCK           (1 << 20)
  627 #define RT2860_TXOP_ALLOW_ALL           (0x3f << 20)
  628 #define RT2860_PROT_NAV_SHORT           (1 << 18)
  629 #define RT2860_PROT_NAV_LONG            (2 << 18)
  630 #define RT2860_PROT_CTRL_RTS_CTS        (1 << 16)
  631 #define RT2860_PROT_CTRL_CTS            (2 << 16)
  632 
  633 /* possible flags for registers EXP_{CTS,ACK}_TIME */
  634 #define RT2860_EXP_OFDM_TIME_SHIFT      16
  635 #define RT2860_EXP_CCK_TIME_SHIFT       0
  636 
  637 /* possible flags for register RX_FILTR_CFG */
  638 #define RT2860_DROP_CTRL_RSV    (1 << 16)
  639 #define RT2860_DROP_BAR         (1 << 15)
  640 #define RT2860_DROP_BA          (1 << 14)
  641 #define RT2860_DROP_PSPOLL      (1 << 13)
  642 #define RT2860_DROP_RTS         (1 << 12)
  643 #define RT2860_DROP_CTS         (1 << 11)
  644 #define RT2860_DROP_ACK         (1 << 10)
  645 #define RT2860_DROP_CFEND       (1 <<  9)
  646 #define RT2860_DROP_CFACK       (1 <<  8)
  647 #define RT2860_DROP_DUPL        (1 <<  7)
  648 #define RT2860_DROP_BC          (1 <<  6)
  649 #define RT2860_DROP_MC          (1 <<  5)
  650 #define RT2860_DROP_VER_ERR     (1 <<  4)
  651 #define RT2860_DROP_NOT_MYBSS   (1 <<  3)
  652 #define RT2860_DROP_UC_NOME     (1 <<  2)
  653 #define RT2860_DROP_PHY_ERR     (1 <<  1)
  654 #define RT2860_DROP_CRC_ERR     (1 <<  0)
  655 
  656 /* possible flags for register AUTO_RSP_CFG */
  657 #define RT2860_CTRL_PWR_BIT     (1 << 7)
  658 #define RT2860_BAC_ACK_POLICY   (1 << 6)
  659 #define RT2860_CCK_SHORT_EN     (1 << 4)
  660 #define RT2860_CTS_40M_REF_EN   (1 << 3)
  661 #define RT2860_CTS_40M_MODE_EN  (1 << 2)
  662 #define RT2860_BAC_ACKPOLICY_EN (1 << 1)
  663 #define RT2860_AUTO_RSP_EN      (1 << 0)
  664 
  665 /* possible flags for register SIFS_COST_CFG */
  666 #define RT2860_OFDM_SIFS_COST_SHIFT     8
  667 #define RT2860_CCK_SIFS_COST_SHIFT      0
  668 
  669 /* possible flags for register TXOP_HLDR_ET */
  670 #define RT2860_TXOP_ETM1_EN             (1 << 25)
  671 #define RT2860_TXOP_ETM0_EN             (1 << 24)
  672 #define RT2860_TXOP_ETM_THRES_SHIFT     16
  673 #define RT2860_TXOP_ETO_EN              (1 <<  8)
  674 #define RT2860_TXOP_ETO_THRES_SHIFT     1
  675 #define RT2860_PER_RX_RST_EN            (1 <<  0)
  676 
  677 /* possible flags for register TX_STAT_FIFO */
  678 #define RT2860_TXQ_MCS_SHIFT    16
  679 #define RT2860_TXQ_WCID_SHIFT   8
  680 #define RT2860_TXQ_ACKREQ       (1 << 7)
  681 #define RT2860_TXQ_AGG          (1 << 6)
  682 #define RT2860_TXQ_OK           (1 << 5)
  683 #define RT2860_TXQ_PID_SHIFT    1
  684 #define RT2860_TXQ_VLD          (1 << 0)
  685 
  686 /* possible flags for register WCID_ATTR */
  687 #define RT2860_MODE_NOSEC       0
  688 #define RT2860_MODE_WEP40       1
  689 #define RT2860_MODE_WEP104      2
  690 #define RT2860_MODE_TKIP        3
  691 #define RT2860_MODE_AES_CCMP    4
  692 #define RT2860_MODE_CKIP40      5
  693 #define RT2860_MODE_CKIP104     6
  694 #define RT2860_MODE_CKIP128     7
  695 #define RT2860_RX_PKEY_EN       (1 << 0)
  696 
  697 /* possible flags for register H2M_MAILBOX */
  698 #define RT2860_H2M_BUSY         (1 << 24)
  699 #define RT2860_TOKEN_NO_INTR    0xff
  700 
  701 /* possible flags for MCU command RT2860_MCU_CMD_LEDS */
  702 #define RT2860_LED_RADIO        (1 << 13)
  703 #define RT2860_LED_LINK_2GHZ    (1 << 14)
  704 #define RT2860_LED_LINK_5GHZ    (1 << 15)
  705 
  706 /* possible flags for RT3020 RF register 1 */
  707 #define RT3070_RF_BLOCK (1 << 0)
  708 #define RT3070_PLL_PD   (1 << 1)
  709 #define RT3070_RX0_PD   (1 << 2)
  710 #define RT3070_TX0_PD   (1 << 3)
  711 #define RT3070_RX1_PD   (1 << 4)
  712 #define RT3070_TX1_PD   (1 << 5)
  713 #define RT3070_RX2_PD   (1 << 6)
  714 #define RT3070_TX2_PD   (1 << 7)
  715 
  716 /* possible flags for RT3020 RF register 7 */
  717 #define RT3070_TUNE     (1 << 0)
  718 
  719 /* possible flags for RT3020 RF register 15 */
  720 #define RT3070_TX_LO2   (1 << 3)
  721 
  722 /* possible flags for RT3020 RF register 17 */
  723 #define RT3070_TX_LO1   (1 << 3)
  724 
  725 /* possible flags for RT3020 RF register 20 */
  726 #define RT3070_RX_LO1   (1 << 3)
  727 
  728 /* possible flags for RT3020 RF register 21 */
  729 #define RT3070_RX_LO2   (1 << 3)
  730 #define RT3070_RX_CTB   (1 << 7)
  731 
  732 /* possible flags for RT3020 RF register 22 */
  733 #define RT3070_BB_LOOPBACK      (1 << 0)
  734 
  735 /* possible flags for RT3053 RF register 1 */
  736 #define RT3593_VCO      (1 << 0)
  737 
  738 /* possible flags for RT3053 RF register 2 */
  739 #define RT3593_RESCAL   (1 << 7)
  740 
  741 /* possible flags for RT3053 RF register 3 */
  742 #define RT3593_VCOCAL   (1 << 7)
  743 
  744 /* possible flags for RT3053 RF register 6 */
  745 #define RT3593_VCO_IC   (1 << 6)
  746 
  747 /* possible flags for RT3053 RF register 20 */
  748 #define RT3593_LDO_PLL_VC_MASK  0x0e
  749 #define RT3593_LDO_RF_VC_MASK   0xe0
  750 
  751 /* possible flags for RT3053 RF register 22 */
  752 #define RT3593_CP_IC_MASK       0xe0
  753 #define RT3593_CP_IC_SHIFT      5
  754 
  755 /* possible flags for RT3053 RF register 46 */
  756 #define RT3593_RX_CTB   (1 << 5)
  757 
  758 #define RT3090_DEF_LNA  10
  759 
  760 /* possible flags for RT5390 RF register 38 */
  761 #define RT5390_RX_LO1   (1 << 5)
  762 
  763 /* possible flags for RT5390 RF register 39 */
  764 #define RT5390_RX_LO2   (1 << 7)
  765 
  766 /* possible flags for RT5390 RF register 42 */
  767 #define RT5390_RX_CTB   (1 << 6)
  768 
  769 /* possible flags for RT5390 BBP register 4 */
  770 #define RT5390_MAC_IF_CTRL      (1 << 6)
  771 
  772 /* possible flags for RT5390 BBP register 105 */
  773 #define RT5390_MLD              (1 << 2)
  774 #define RT5390_SIG_MODULATION   (1 << 3)
  775 
  776 /* RT2860 TX descriptor */
  777 struct rt2860_txd {
  778         uint32_t        sdp0;           /* Segment Data Pointer 0 */
  779         uint16_t        sdl1;           /* Segment Data Length 1 */
  780 #define RT2860_TX_BURST (1 << 15)
  781 #define RT2860_TX_LS1   (1 << 14)       /* SDP1 is the last segment */
  782 
  783         uint16_t        sdl0;           /* Segment Data Length 0 */
  784 #define RT2860_TX_DDONE (1 << 15)
  785 #define RT2860_TX_LS0   (1 << 14)       /* SDP0 is the last segment */
  786 
  787         uint32_t        sdp1;           /* Segment Data Pointer 1 */
  788         uint8_t         reserved[3];
  789         uint8_t         flags;
  790 #define RT2860_TX_QSEL_SHIFT    1
  791 #define RT2860_TX_QSEL_MGMT     (0 << 1)
  792 #define RT2860_TX_QSEL_HCCA     (1 << 1)
  793 #define RT2860_TX_QSEL_EDCA     (2 << 1)
  794 #define RT2860_TX_WIV           (1 << 0)
  795 } __packed;
  796 
  797 /* RT2870 TX descriptor */
  798 struct rt2870_txd {
  799         uint16_t        len;
  800         uint8_t         pad;
  801         uint8_t         flags;
  802 } __packed;
  803 
  804 /* TX Wireless Information */
  805 struct rt2860_txwi {
  806         uint8_t         flags;
  807 #define RT2860_TX_MPDU_DSITY_SHIFT      5
  808 #define RT2860_TX_AMPDU                 (1 << 4)
  809 #define RT2860_TX_TS                    (1 << 3)
  810 #define RT2860_TX_CFACK                 (1 << 2)
  811 #define RT2860_TX_MMPS                  (1 << 1)
  812 #define RT2860_TX_FRAG                  (1 << 0)
  813 
  814         uint8_t         txop;
  815 #define RT2860_TX_TXOP_HT       0
  816 #define RT2860_TX_TXOP_PIFS     1
  817 #define RT2860_TX_TXOP_SIFS     2
  818 #define RT2860_TX_TXOP_BACKOFF  3
  819 
  820         uint16_t        phy;
  821 #define RT2860_PHY_MODE         0xc000
  822 #define RT2860_PHY_CCK          (0 << 14)
  823 #define RT2860_PHY_OFDM         (1 << 14)
  824 #define RT2860_PHY_HT           (2 << 14)
  825 #define RT2860_PHY_HT_GF        (3 << 14)
  826 #define RT2860_PHY_SGI          (1 << 8)
  827 #define RT2860_PHY_BW40         (1 << 7)
  828 #define RT2860_PHY_MCS          0x7f
  829 #define RT2860_PHY_SHPRE        (1 << 3)
  830 
  831         uint8_t         xflags;
  832 #define RT2860_TX_BAWINSIZE_SHIFT       2
  833 #define RT2860_TX_NSEQ                  (1 << 1)
  834 #define RT2860_TX_ACK                   (1 << 0)
  835 
  836         uint8_t         wcid;   /* Wireless Client ID */
  837         uint16_t        len;
  838 #define RT2860_TX_PID_SHIFT     12
  839 
  840         uint32_t        iv;
  841         uint32_t        eiv;
  842 } __packed;
  843 
  844 /* RT2860 RX descriptor */
  845 struct rt2860_rxd {
  846         uint32_t        sdp0;
  847         uint16_t        sdl1;   /* unused */
  848         uint16_t        sdl0;
  849 #define RT2860_RX_DDONE (1 << 15)
  850 #define RT2860_RX_LS0   (1 << 14)
  851 
  852         uint32_t        sdp1;   /* unused */
  853         uint32_t        flags;
  854 #define RT2860_RX_DEC           (1 << 16)
  855 #define RT2860_RX_AMPDU         (1 << 15)
  856 #define RT2860_RX_L2PAD         (1 << 14)
  857 #define RT2860_RX_RSSI          (1 << 13)
  858 #define RT2860_RX_HTC           (1 << 12)
  859 #define RT2860_RX_AMSDU         (1 << 11)
  860 #define RT2860_RX_MICERR        (1 << 10)
  861 #define RT2860_RX_ICVERR        (1 <<  9)
  862 #define RT2860_RX_CRCERR        (1 <<  8)
  863 #define RT2860_RX_MYBSS         (1 <<  7)
  864 #define RT2860_RX_BC            (1 <<  6)
  865 #define RT2860_RX_MC            (1 <<  5)
  866 #define RT2860_RX_UC2ME         (1 <<  4)
  867 #define RT2860_RX_FRAG          (1 <<  3)
  868 #define RT2860_RX_NULL          (1 <<  2)
  869 #define RT2860_RX_DATA          (1 <<  1)
  870 #define RT2860_RX_BA            (1 <<  0)
  871 } __packed;
  872 
  873 /* RT2870 RX descriptor */
  874 struct rt2870_rxd {
  875         /* single 32-bit field */
  876         uint32_t        flags;
  877 } __packed;
  878 
  879 /* RX Wireless Information */
  880 struct rt2860_rxwi {
  881         uint8_t         wcid;
  882         uint8_t         keyidx;
  883 #define RT2860_RX_UDF_SHIFT     5
  884 #define RT2860_RX_BSS_IDX_SHIFT 2
  885 
  886         uint16_t        len;
  887 #define RT2860_RX_TID_SHIFT     12
  888 
  889         uint16_t        seq;
  890         uint16_t        phy;
  891         uint8_t         rssi[3];
  892         uint8_t         reserved1;
  893         uint8_t         snr[2];
  894         uint16_t        reserved2;
  895 } __packed;
  896 
  897 /* first DMA segment contains TXWI + 802.11 header + 32-bit padding */
  898 #define RT2860_TXWI_DMASZ                       \
  899         (sizeof (struct rt2860_txwi) +          \
  900          sizeof (struct ieee80211_frame) + 6 +  \
  901          sizeof (uint16_t))
  902 
  903 #define RT2860_RF1      0
  904 #define RT2860_RF2      2
  905 #define RT2860_RF3      1
  906 #define RT2860_RF4      3
  907 
  908 #define RT2860_RF_2820  0x0001  /* 2T3R */
  909 #define RT2860_RF_2850  0x0002  /* dual-band 2T3R */
  910 #define RT2860_RF_2720  0x0003  /* 1T2R */
  911 #define RT2860_RF_2750  0x0004  /* dual-band 1T2R */
  912 #define RT3070_RF_3020  0x0005  /* 1T1R */
  913 #define RT3070_RF_2020  0x0006  /* b/g */
  914 #define RT3070_RF_3021  0x0007  /* 1T2R */
  915 #define RT3070_RF_3022  0x0008  /* 2T2R */
  916 #define RT3070_RF_3052  0x0009  /* dual-band 2T2R */
  917 #define RT3070_RF_3320  0x000b  /* 1T1R */
  918 #define RT3070_RF_3053  0x000d  /* dual-band 3T3R */
  919 #define RT5390_RF_5360  0x5360  /* 1T1R */
  920 #define RT5390_RF_5390  0x5390  /* 1T1R */
  921 
  922 /* USB commands for RT2870 only */
  923 #define RT2870_RESET            1
  924 #define RT2870_WRITE_2          2
  925 #define RT2870_WRITE_REGION_1   6
  926 #define RT2870_READ_REGION_1    7
  927 #define RT2870_EEPROM_READ      9
  928 
  929 #define RT2860_EEPROM_DELAY     1       /* minimum hold time (microsecond) */
  930 
  931 #define RT2860_EEPROM_CHIPID            0x00
  932 #define RT2860_EEPROM_VERSION           0x01
  933 #define RT2860_EEPROM_MAC01             0x02
  934 #define RT2860_EEPROM_MAC23             0x03
  935 #define RT2860_EEPROM_MAC45             0x04
  936 #define RT2860_EEPROM_PCIE_PSLEVEL      0x11
  937 #define RT2860_EEPROM_REV               0x12
  938 #define RT2860_EEPROM_ANTENNA           0x1a
  939 #define RT2860_EEPROM_CONFIG            0x1b
  940 #define RT2860_EEPROM_COUNTRY           0x1c
  941 #define RT2860_EEPROM_FREQ_LEDS         0x1d
  942 #define RT2860_EEPROM_LED1              0x1e
  943 #define RT2860_EEPROM_LED2              0x1f
  944 #define RT2860_EEPROM_LED3              0x20
  945 #define RT2860_EEPROM_LNA               0x22
  946 #define RT2860_EEPROM_RSSI1_2GHZ        0x23
  947 #define RT2860_EEPROM_RSSI2_2GHZ        0x24
  948 #define RT2860_EEPROM_RSSI1_5GHZ        0x25
  949 #define RT2860_EEPROM_RSSI2_5GHZ        0x26
  950 #define RT2860_EEPROM_DELTAPWR          0x28
  951 #define RT2860_EEPROM_PWR2GHZ_BASE1     0x29
  952 #define RT2860_EEPROM_PWR2GHZ_BASE2     0x30
  953 #define RT2860_EEPROM_TSSI1_2GHZ        0x37
  954 #define RT2860_EEPROM_TSSI2_2GHZ        0x38
  955 #define RT2860_EEPROM_TSSI3_2GHZ        0x39
  956 #define RT2860_EEPROM_TSSI4_2GHZ        0x3a
  957 #define RT2860_EEPROM_TSSI5_2GHZ        0x3b
  958 #define RT2860_EEPROM_PWR5GHZ_BASE1     0x3c
  959 #define RT2860_EEPROM_PWR5GHZ_BASE2     0x53
  960 #define RT2860_EEPROM_TSSI1_5GHZ        0x6a
  961 #define RT2860_EEPROM_TSSI2_5GHZ        0x6b
  962 #define RT2860_EEPROM_TSSI3_5GHZ        0x6c
  963 #define RT2860_EEPROM_TSSI4_5GHZ        0x6d
  964 #define RT2860_EEPROM_TSSI5_5GHZ        0x6e
  965 #define RT2860_EEPROM_RPWR              0x6f
  966 #define RT2860_EEPROM_BBP_BASE          0x78
  967 #define RT3071_EEPROM_RF_BASE           0x82
  968 
  969 #define RT2860_RIDX_CCK1         0
  970 #define RT2860_RIDX_CCK11        3
  971 #define RT2860_RIDX_OFDM6        4
  972 #define RT2860_RIDX_MAX         11
  973 static const struct rt2860_rate {
  974         uint8_t         rate;
  975         uint8_t         mcs;
  976         enum            ieee80211_phytype phy;
  977         uint8_t         ctl_ridx;
  978         uint16_t        sp_ack_dur;
  979         uint16_t        lp_ack_dur;
  980 } rt2860_rates[] = {
  981         {   2, 0, IEEE80211_T_DS,   0, 314, 314 },
  982         {   4, 1, IEEE80211_T_DS,   1, 258, 162 },
  983         {  11, 2, IEEE80211_T_DS,   2, 223, 127 },
  984         {  22, 3, IEEE80211_T_DS,   3, 213, 117 },
  985         {  12, 0, IEEE80211_T_OFDM, 4,  60,  60 },
  986         {  18, 1, IEEE80211_T_OFDM, 4,  52,  52 },
  987         {  24, 2, IEEE80211_T_OFDM, 6,  48,  48 },
  988         {  36, 3, IEEE80211_T_OFDM, 6,  44,  44 },
  989         {  48, 4, IEEE80211_T_OFDM, 8,  44,  44 },
  990         {  72, 5, IEEE80211_T_OFDM, 8,  40,  40 },
  991         {  96, 6, IEEE80211_T_OFDM, 8,  40,  40 },
  992         { 108, 7, IEEE80211_T_OFDM, 8,  40,  40 }
  993 };
  994 
  995 /*
  996  * Control and status registers access macros.
  997  */
  998 #define RAL_READ(sc, reg)                                               \
  999         bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg))
 1000 
 1001 #define RAL_WRITE(sc, reg, val)                                         \
 1002         bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val))
 1003 
 1004 #define RAL_BARRIER_WRITE(sc)                                           \
 1005         bus_space_barrier((sc)->sc_st, (sc)->sc_sh, 0, 0x1800,          \
 1006             BUS_SPACE_BARRIER_WRITE)
 1007 
 1008 #define RAL_BARRIER_READ_WRITE(sc)                                      \
 1009         bus_space_barrier((sc)->sc_st, (sc)->sc_sh, 0, 0x1800,          \
 1010             BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE)
 1011 
 1012 #define RAL_WRITE_REGION_1(sc, offset, datap, count)                    \
 1013         bus_space_write_region_1((sc)->sc_st, (sc)->sc_sh, (offset),    \
 1014             (datap), (count))
 1015 
 1016 #define RAL_SET_REGION_4(sc, offset, val, count)                        \
 1017         bus_space_set_region_4((sc)->sc_st, (sc)->sc_sh, (offset),      \
 1018             (val), (count))
 1019 
 1020 /*
 1021  * EEPROM access macro.
 1022  */
 1023 #define RT2860_EEPROM_CTL(sc, val) do {                                 \
 1024         RAL_WRITE((sc), RT2860_PCI_EECTRL, (val));                      \
 1025         RAL_BARRIER_READ_WRITE((sc));                                   \
 1026         DELAY(RT2860_EEPROM_DELAY);                                     \
 1027 } while (/* CONSTCOND */0)
 1028 
 1029 /*
 1030  * Default values for MAC registers; values taken from the reference driver.
 1031  */
 1032 #define RT2860_DEF_MAC                                  \
 1033         { RT2860_BCN_OFFSET0,           0xf8f0e8e0 },   \
 1034         { RT2860_BCN_OFFSET1,           0x6f77d0c8 },   \
 1035         { RT2860_LEGACY_BASIC_RATE,     0x0000013f },   \
 1036         { RT2860_HT_BASIC_RATE,         0x00008003 },   \
 1037         { RT2860_MAC_SYS_CTRL,          0x00000000 },   \
 1038         { RT2860_RX_FILTR_CFG,          0x00017f97 },   \
 1039         { RT2860_BKOFF_SLOT_CFG,        0x00000209 },   \
 1040         { RT2860_TX_SW_CFG0,            0x00000000 },   \
 1041         { RT2860_TX_SW_CFG1,            0x00080606 },   \
 1042         { RT2860_TX_LINK_CFG,           0x00001020 },   \
 1043         { RT2860_TX_TIMEOUT_CFG,        0x000a2090 },   \
 1044         { RT2860_MAX_LEN_CFG,           0x00001f00 },   \
 1045         { RT2860_LED_CFG,               0x7f031e46 },   \
 1046         { RT2860_WMM_AIFSN_CFG,         0x00002273 },   \
 1047         { RT2860_WMM_CWMIN_CFG,         0x00002344 },   \
 1048         { RT2860_WMM_CWMAX_CFG,         0x000034aa },   \
 1049         { RT2860_MAX_PCNT,              0x1f3fbf9f },   \
 1050         { RT2860_TX_RTY_CFG,            0x47d01f0f },   \
 1051         { RT2860_AUTO_RSP_CFG,          0x00000013 },   \
 1052         { RT2860_CCK_PROT_CFG,          0x05740003 },   \
 1053         { RT2860_OFDM_PROT_CFG,         0x05740003 },   \
 1054         { RT2860_GF20_PROT_CFG,         0x01744004 },   \
 1055         { RT2860_GF40_PROT_CFG,         0x03f44084 },   \
 1056         { RT2860_MM20_PROT_CFG,         0x01744004 },   \
 1057         { RT2860_MM40_PROT_CFG,         0x03f54084 },   \
 1058         { RT2860_TXOP_CTRL_CFG,         0x0000583f },   \
 1059         { RT2860_TX_RTS_CFG,            0x00092b20 },   \
 1060         { RT2860_EXP_ACK_TIME,          0x002400ca },   \
 1061         { RT2860_TXOP_HLDR_ET,          0x00000002 },   \
 1062         { RT2860_XIFS_TIME_CFG,         0x33a41010 },   \
 1063         { RT2860_PWR_PIN_CFG,           0x00000003 }
 1064 
 1065 /*
 1066  * Default values for BBP registers; values taken from the reference driver.
 1067  */
 1068 #define RT2860_DEF_BBP  \
 1069         {  65, 0x2c },  \
 1070         {  66, 0x38 },  \
 1071         {  68, 0x0b },  \
 1072         {  69, 0x12 },  \
 1073         {  70, 0x0a },  \
 1074         {  73, 0x10 },  \
 1075         {  81, 0x37 },  \
 1076         {  82, 0x62 },  \
 1077         {  83, 0x6a },  \
 1078         {  84, 0x99 },  \
 1079         {  86, 0x00 },  \
 1080         {  91, 0x04 },  \
 1081         {  92, 0x00 },  \
 1082         { 103, 0x00 },  \
 1083         { 105, 0x05 },  \
 1084         { 106, 0x35 }
 1085 
 1086 #define RT5390_DEF_BBP  \
 1087         {  31, 0x08 },  \
 1088         {  65, 0x2c },  \
 1089         {  66, 0x38 },  \
 1090         {  68, 0x0b },  \
 1091         {  69, 0x12 },  \
 1092         {  70, 0x0a },  \
 1093         {  73, 0x13 },  \
 1094         {  75, 0x46 },  \
 1095         {  76, 0x28 },  \
 1096         {  77, 0x59 },  \
 1097         {  81, 0x37 },  \
 1098         {  82, 0x62 },  \
 1099         {  83, 0x7a },  \
 1100         {  84, 0x19 },  \
 1101         {  86, 0x38 },  \
 1102         {  91, 0x04 },  \
 1103         {  92, 0x02 },  \
 1104         { 103, 0xc0 },  \
 1105         { 104, 0x92 },  \
 1106         { 105, 0x3c },  \
 1107         { 106, 0x03 },  \
 1108         { 128, 0x12 },  \
 1109 
 1110 /*
 1111  * Default settings for RF registers; values derived from the reference driver.
 1112  */
 1113 #define RT2860_RF2850                                           \
 1114         {   1, 0x100bb3, 0x1301e1, 0x05a014, 0x001402 },        \
 1115         {   2, 0x100bb3, 0x1301e1, 0x05a014, 0x001407 },        \
 1116         {   3, 0x100bb3, 0x1301e2, 0x05a014, 0x001402 },        \
 1117         {   4, 0x100bb3, 0x1301e2, 0x05a014, 0x001407 },        \
 1118         {   5, 0x100bb3, 0x1301e3, 0x05a014, 0x001402 },        \
 1119         {   6, 0x100bb3, 0x1301e3, 0x05a014, 0x001407 },        \
 1120         {   7, 0x100bb3, 0x1301e4, 0x05a014, 0x001402 },        \
 1121         {   8, 0x100bb3, 0x1301e4, 0x05a014, 0x001407 },        \
 1122         {   9, 0x100bb3, 0x1301e5, 0x05a014, 0x001402 },        \
 1123         {  10, 0x100bb3, 0x1301e5, 0x05a014, 0x001407 },        \
 1124         {  11, 0x100bb3, 0x1301e6, 0x05a014, 0x001402 },        \
 1125         {  12, 0x100bb3, 0x1301e6, 0x05a014, 0x001407 },        \
 1126         {  13, 0x100bb3, 0x1301e7, 0x05a014, 0x001402 },        \
 1127         {  14, 0x100bb3, 0x1301e8, 0x05a014, 0x001404 },        \
 1128         {  36, 0x100bb3, 0x130266, 0x056014, 0x001408 },        \
 1129         {  38, 0x100bb3, 0x130267, 0x056014, 0x001404 },        \
 1130         {  40, 0x100bb2, 0x1301a0, 0x056014, 0x001400 },        \
 1131         {  44, 0x100bb2, 0x1301a0, 0x056014, 0x001408 },        \
 1132         {  46, 0x100bb2, 0x1301a1, 0x056014, 0x001402 },        \
 1133         {  48, 0x100bb2, 0x1301a1, 0x056014, 0x001406 },        \
 1134         {  52, 0x100bb2, 0x1301a2, 0x056014, 0x001404 },        \
 1135         {  54, 0x100bb2, 0x1301a2, 0x056014, 0x001408 },        \
 1136         {  56, 0x100bb2, 0x1301a3, 0x056014, 0x001402 },        \
 1137         {  60, 0x100bb2, 0x1301a4, 0x056014, 0x001400 },        \
 1138         {  62, 0x100bb2, 0x1301a4, 0x056014, 0x001404 },        \
 1139         {  64, 0x100bb2, 0x1301a4, 0x056014, 0x001408 },        \
 1140         { 100, 0x100bb2, 0x1301ac, 0x05e014, 0x001400 },        \
 1141         { 102, 0x100bb2, 0x1701ac, 0x15e014, 0x001404 },        \
 1142         { 104, 0x100bb2, 0x1701ac, 0x15e014, 0x001408 },        \
 1143         { 108, 0x100bb3, 0x17028c, 0x15e014, 0x001404 },        \
 1144         { 110, 0x100bb3, 0x13028d, 0x05e014, 0x001400 },        \
 1145         { 112, 0x100bb3, 0x13028d, 0x05e014, 0x001406 },        \
 1146         { 116, 0x100bb3, 0x13028e, 0x05e014, 0x001408 },        \
 1147         { 118, 0x100bb3, 0x13028f, 0x05e014, 0x001404 },        \
 1148         { 120, 0x100bb1, 0x1300e0, 0x05e014, 0x001400 },        \
 1149         { 124, 0x100bb1, 0x1300e0, 0x05e014, 0x001404 },        \
 1150         { 126, 0x100bb1, 0x1300e0, 0x05e014, 0x001406 },        \
 1151         { 128, 0x100bb1, 0x1300e0, 0x05e014, 0x001408 },        \
 1152         { 132, 0x100bb1, 0x1300e1, 0x05e014, 0x001402 },        \
 1153         { 134, 0x100bb1, 0x1300e1, 0x05e014, 0x001404 },        \
 1154         { 136, 0x100bb1, 0x1300e1, 0x05e014, 0x001406 },        \
 1155         { 140, 0x100bb1, 0x1300e2, 0x05e014, 0x001400 },        \
 1156         { 149, 0x100bb1, 0x1300e2, 0x05e014, 0x001409 },        \
 1157         { 151, 0x100bb1, 0x1300e3, 0x05e014, 0x001401 },        \
 1158         { 153, 0x100bb1, 0x1300e3, 0x05e014, 0x001403 },        \
 1159         { 157, 0x100bb1, 0x1300e3, 0x05e014, 0x001407 },        \
 1160         { 159, 0x100bb1, 0x1300e3, 0x05e014, 0x001409 },        \
 1161         { 161, 0x100bb1, 0x1300e4, 0x05e014, 0x001401 },        \
 1162         { 165, 0x100bb1, 0x1300e4, 0x05e014, 0x001405 },        \
 1163         { 167, 0x100bb1, 0x1300f4, 0x05e014, 0x001407 },        \
 1164         { 169, 0x100bb1, 0x1300f4, 0x05e014, 0x001409 },        \
 1165         { 171, 0x100bb1, 0x1300f5, 0x05e014, 0x001401 },        \
 1166         { 173, 0x100bb1, 0x1300f5, 0x05e014, 0x001403 }
 1167 
 1168 #define RT3070_RF3052           \
 1169         { 0xf1, 2,  2 },        \
 1170         { 0xf1, 2,  7 },        \
 1171         { 0xf2, 2,  2 },        \
 1172         { 0xf2, 2,  7 },        \
 1173         { 0xf3, 2,  2 },        \
 1174         { 0xf3, 2,  7 },        \
 1175         { 0xf4, 2,  2 },        \
 1176         { 0xf4, 2,  7 },        \
 1177         { 0xf5, 2,  2 },        \
 1178         { 0xf5, 2,  7 },        \
 1179         { 0xf6, 2,  2 },        \
 1180         { 0xf6, 2,  7 },        \
 1181         { 0xf7, 2,  2 },        \
 1182         { 0xf8, 2,  4 },        \
 1183         { 0x56, 0,  4 },        \
 1184         { 0x56, 0,  6 },        \
 1185         { 0x56, 0,  8 },        \
 1186         { 0x57, 0,  0 },        \
 1187         { 0x57, 0,  2 },        \
 1188         { 0x57, 0,  4 },        \
 1189         { 0x57, 0,  8 },        \
 1190         { 0x57, 0, 10 },        \
 1191         { 0x58, 0,  0 },        \
 1192         { 0x58, 0,  4 },        \
 1193         { 0x58, 0,  6 },        \
 1194         { 0x58, 0,  8 },        \
 1195         { 0x5b, 0,  8 },        \
 1196         { 0x5b, 0, 10 },        \
 1197         { 0x5c, 0,  0 },        \
 1198         { 0x5c, 0,  4 },        \
 1199         { 0x5c, 0,  6 },        \
 1200         { 0x5c, 0,  8 },        \
 1201         { 0x5d, 0,  0 },        \
 1202         { 0x5d, 0,  2 },        \
 1203         { 0x5d, 0,  4 },        \
 1204         { 0x5d, 0,  8 },        \
 1205         { 0x5d, 0, 10 },        \
 1206         { 0x5e, 0,  0 },        \
 1207         { 0x5e, 0,  4 },        \
 1208         { 0x5e, 0,  6 },        \
 1209         { 0x5e, 0,  8 },        \
 1210         { 0x5f, 0,  0 },        \
 1211         { 0x5f, 0,  9 },        \
 1212         { 0x5f, 0, 11 },        \
 1213         { 0x60, 0,  1 },        \
 1214         { 0x60, 0,  5 },        \
 1215         { 0x60, 0,  7 },        \
 1216         { 0x60, 0,  9 },        \
 1217         { 0x61, 0,  1 },        \
 1218         { 0x61, 0,  3 },        \
 1219         { 0x61, 0,  5 },        \
 1220         { 0x61, 0,  7 },        \
 1221         { 0x61, 0,  9 }
 1222 
 1223 #define RT3070_DEF_RF   \
 1224         {  4, 0x40 },   \
 1225         {  5, 0x03 },   \
 1226         {  6, 0x02 },   \
 1227         {  7, 0x60 },   \
 1228         {  9, 0x0f },   \
 1229         { 10, 0x41 },   \
 1230         { 11, 0x21 },   \
 1231         { 12, 0x7b },   \
 1232         { 14, 0x90 },   \
 1233         { 15, 0x58 },   \
 1234         { 16, 0xb3 },   \
 1235         { 17, 0x92 },   \
 1236         { 18, 0x2c },   \
 1237         { 19, 0x02 },   \
 1238         { 20, 0xba },   \
 1239         { 21, 0xdb },   \
 1240         { 24, 0x16 },   \
 1241         { 25, 0x03 },   \
 1242         { 29, 0x1f }
 1243 
 1244 #define RT5390_DEF_RF   \
 1245         {  1, 0x0f },   \
 1246         {  2, 0x80 },   \
 1247         {  3, 0x88 },   \
 1248         {  5, 0x10 },   \
 1249         {  6, 0xe0 },   \
 1250         {  7, 0x00 },   \
 1251         { 10, 0x53 },   \
 1252         { 11, 0x4a },   \
 1253         { 12, 0x46 },   \
 1254         { 13, 0x9f },   \
 1255         { 14, 0x00 },   \
 1256         { 15, 0x00 },   \
 1257         { 16, 0x00 },   \
 1258         { 18, 0x03 },   \
 1259         { 19, 0x00 },   \
 1260         { 20, 0x00 },   \
 1261         { 21, 0x00 },   \
 1262         { 22, 0x20 },   \
 1263         { 23, 0x00 },   \
 1264         { 24, 0x00 },   \
 1265         { 25, 0x80 },   \
 1266         { 26, 0x00 },   \
 1267         { 27, 0x09 },   \
 1268         { 28, 0x00 },   \
 1269         { 29, 0x10 },   \
 1270         { 30, 0x10 },   \
 1271         { 31, 0x80 },   \
 1272         { 32, 0x80 },   \
 1273         { 33, 0x00 },   \
 1274         { 34, 0x07 },   \
 1275         { 35, 0x12 },   \
 1276         { 36, 0x00 },   \
 1277         { 37, 0x08 },   \
 1278         { 38, 0x85 },   \
 1279         { 39, 0x1b },   \
 1280         { 40, 0x0b },   \
 1281         { 41, 0xbb },   \
 1282         { 42, 0xd2 },   \
 1283         { 43, 0x9a },   \
 1284         { 44, 0x0e },   \
 1285         { 45, 0xa2 },   \
 1286         { 46, 0x73 },   \
 1287         { 47, 0x00 },   \
 1288         { 48, 0x10 },   \
 1289         { 49, 0x94 },   \
 1290         { 52, 0x38 },   \
 1291         { 53, 0x00 },   \
 1292         { 54, 0x78 },   \
 1293         { 55, 0x23 },   \
 1294         { 56, 0x22 },   \
 1295         { 57, 0x80 },   \
 1296         { 58, 0x7f },   \
 1297         { 59, 0x07 },   \
 1298         { 60, 0x45 },   \
 1299         { 61, 0xd1 },   \
 1300         { 62, 0x00 },   \
 1301         { 63, 0x00 }
 1302 
 1303 #define RT5392_DEF_RF   \
 1304         {  1, 0x17 },   \
 1305         {  2, 0x80 },   \
 1306         {  3, 0x88 },   \
 1307         {  5, 0x10 },   \
 1308         {  6, 0xe0 },   \
 1309         {  7, 0x00 },   \
 1310         { 10, 0x53 },   \
 1311         { 11, 0x4a },   \
 1312         { 12, 0x46 },   \
 1313         { 13, 0x9f },   \
 1314         { 14, 0x00 },   \
 1315         { 15, 0x00 },   \
 1316         { 16, 0x00 },   \
 1317         { 18, 0x03 },   \
 1318         { 19, 0x4d },   \
 1319         { 20, 0x00 },   \
 1320         { 21, 0x8d },   \
 1321         { 22, 0x20 },   \
 1322         { 23, 0x0b },   \
 1323         { 24, 0x44 },   \
 1324         { 25, 0x80 },   \
 1325         { 26, 0x82 },   \
 1326         { 27, 0x09 },   \
 1327         { 28, 0x00 },   \
 1328         { 29, 0x10 },   \
 1329         { 30, 0x10 },   \
 1330         { 31, 0x80 },   \
 1331         { 32, 0x80 },   \
 1332         { 33, 0xc0 },   \
 1333         { 34, 0x07 },   \
 1334         { 35, 0x12 },   \
 1335         { 36, 0x00 },   \
 1336         { 37, 0x08 },   \
 1337         { 38, 0x89 },   \
 1338         { 39, 0x1b },   \
 1339         { 40, 0x0f },   \
 1340         { 41, 0xbb },   \
 1341         { 42, 0xd5 },   \
 1342         { 43, 0x9b },   \
 1343         { 44, 0x0e },   \
 1344         { 45, 0xa2 },   \
 1345         { 46, 0x73 },   \
 1346         { 47, 0x0c },   \
 1347         { 48, 0x10 },   \
 1348         { 49, 0x94 },   \
 1349         { 50, 0x94 },   \
 1350         { 51, 0x3a },   \
 1351         { 52, 0x48 },   \
 1352         { 53, 0x44 },   \
 1353         { 54, 0x38 },   \
 1354         { 55, 0x43 },   \
 1355         { 56, 0xa1 },   \
 1356         { 57, 0x00 },   \
 1357         { 58, 0x39 },   \
 1358         { 59, 0x07 },   \
 1359         { 60, 0x45 },   \
 1360         { 61, 0x91 },   \
 1361         { 62, 0x39 },   \
 1362         { 63, 0x00 }

Cache object: 5faa79e7444b35f1263809199a2d9dff


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.