1 /*
2 * Copyright (c) 2012 The FreeBSD Foundation
3 *
4 * This software was developed by Semihalf under sponsorship from
5 * the FreeBSD Foundation.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
20 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
26 * SUCH DAMAGE.
27 *
28 * Freescale i.MX515 Device Tree Source.
29 *
30 * $FreeBSD$
31 */
32
33 /dts-v1/;
34 /include/ "imx51x.dtsi"
35
36 / {
37 model = "Genesi Efika MX";
38 compatible = "genesi,imx51-efikamx", "fsl,imx51";
39
40 memory {
41 /* RAM 512M */
42 reg = <0x90000000 0x20000000>;
43 };
44
45 localbus@5e000000 {
46 ipu3@5e000000 {
47 status = "okay";
48 };
49 };
50
51 soc@70000000 {
52 aips@70000000 {
53 spba@70000000 {
54 esdhc@70004000 {
55 clock-frequency = <216000000>;
56 status = "okay";
57 };
58 esdhc@70008000 {
59 clock-frequency = <216000000>;
60 status = "okay";
61 };
62 SSI2: ssi@70014000 {
63 status = "okay";
64 };
65 };
66 timer@73fa0000 {
67 status = "okay";
68 };
69
70 /* UART1, console */
71 UART1: serial@73fbc000 {
72 status = "okay";
73 clock-frequency = <3000000>; /* XXX */
74 };
75
76 clock@73fd4000 {
77 status = "okay";
78 };
79 gpio@73f84000 {
80 status = "okay";
81 };
82 gpio@73f88000 {
83 status = "okay";
84 };
85 gpio@73f8c000 {
86 status = "okay";
87 };
88 gpio@73f90000 {
89 status = "okay";
90 };
91 usb@73f80000 /* OTG */ {
92 status = "okay";
93 };
94 usb@73f80200 /* Host 1 */ {
95 status = "okay";
96 };
97 wdog@73f98000 {
98 status = "okay";
99 };
100 };
101 aips@80000000 {
102 i2c@83fc4000 {
103 status = "okay";
104 };
105 i2c@83fc8000 {
106 status = "okay";
107 };
108 audmux@83fd4000 {
109 status = "okay";
110 };
111 ide@83fe0000 {
112 status = "okay";
113 };
114 };
115 };
116
117 aliases {
118 UART1 = &UART1;
119 SSI2 = &SSI2;
120 };
121
122 chosen {
123 bootargs = "-v";
124 stdin = "UART1";
125 stdout = "UART1";
126 };
127 };
Cache object: f31a83a8b61c3876a90c6f841735252a
|