The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/dts/mips/beri-netfpga.dts

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2012-2013 Robert N. M. Watson
    3  * Copyright (c) 2013 SRI International
    4  * Copyright (c) 2013-2014 Bjoern A. Zeeb
    5  * All rights reserved.
    6  *
    7  * This software was developed by SRI International and the University of
    8  * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)
    9  * ("CTSRD"), as part of the DARPA CRASH research programme.
   10  *
   11  * This software was developed by SRI International and the University of
   12  * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-11-C-0249)
   13  * ("MRC2"), as part of the DARPA MRC research programme.
   14  *
   15  * Redistribution and use in source and binary forms, with or without
   16  * modification, are permitted provided that the following conditions
   17  * are met:
   18  * 1. Redistributions of source code must retain the above copyright
   19  *    notice, this list of conditions and the following disclaimer.
   20  * 2. Redistributions in binary form must reproduce the above copyright
   21  *    notice, this list of conditions and the following disclaimer in the
   22  *    documentation and/or other materials provided with the distribution.
   23  *
   24  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   25  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   26  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   27  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   28  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   29  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   30  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   31  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   32  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   33  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   34  * SUCH DAMAGE.
   35  *
   36  * $FreeBSD$
   37  */
   38 
   39 /dts-v1/;
   40 
   41 /*
   42  * Device names here have been largely made up on the spot, especially for the
   43  * "compatible" strings, and might want to be revised.
   44  */
   45 
   46 / {
   47         model = "SRI/Cambridge Beri (NetFPGA)";
   48         compatible = "sri-cambridge,beri-netfpga";
   49         #address-cells = <1>;
   50         #size-cells = <1>;
   51 
   52         cpus {
   53                 #address-cells = <1>;
   54                 #size-cells = <1>;
   55 
   56                 /*
   57                  * Secondary CPUs all start disabled and use the
   58                  * spin-table enable method.  cpu-release-addr must be
   59                  * specified for each cpu other than cpu@0.  Values of
   60                  * cpu-release-addr grow down from 0x100000 (kernel).
   61                  */
   62                 status = "disabled";
   63                 enable-method = "spin-table";
   64 
   65                 cpu@0 {
   66                         device-type = "cpu";
   67                         compatible = "sri-cambridge,beri";
   68 
   69                         reg = <0 1>;
   70                         status = "okay";
   71                 };
   72 
   73 /*
   74                 cpu@1 {
   75                         device-type = "cpu";
   76                         compatible = "sri-cambridge,beri";
   77 
   78                         reg = <1 1>;
   79                         // XXX: should we need cached prefix?
   80                         cpu-release-addr = <0xffffffff 0x800fffe0>;
   81                 };
   82 */
   83         };
   84 
   85         memory {
   86                 device_type = "memory";
   87                 reg = <0x0 0x0FFFFFFF>;         // ~256M at 0x0
   88         };
   89 
   90         cpuintc: cpuintc@0 {
   91                 #address-cells = <0>;
   92                 #interrupt-cells = <1>;
   93                 interrupt-controller;
   94                 compatible = "mti,cpu-interrupt-controller";
   95         };
   96 
   97         beripic: beripic@7f804000 {
   98                 compatible = "sri-cambridge,beri-pic";
   99                 interrupt-controller;
  100                 #address-cells = <0>;
  101                 #interrupt-cells = <1>;
  102                 reg = <0x7f804000 0x400
  103                        0x7f806000 0x10
  104                        0x7f806080 0x10
  105                        0x7f806100 0x10>;
  106                 interrupts = < 2 3 4 5 6 >;
  107                 hard-interrupt-sources = <64>;
  108                 soft-interrupt-sources = <64>;
  109                 interrupt-parent = <&cpuintc>;
  110         };
  111 
  112         soc {
  113                 #address-cells = <1>;
  114                 #size-cells = <1>;
  115                 #interrupt-cells = <1>;
  116 
  117                 compatible = "simple-bus", "mips,mips4k";
  118                 ranges;
  119 
  120                 serial0: serial@7f000000 {
  121                         compatible = "altera,jtag_uart-11_0";
  122                         reg = <0x7f000000 0x40>;
  123 /*
  124                         interrupts = <0>;
  125                         interrupt-parent = <&beripic>;
  126 */
  127                 };
  128 
  129 /*
  130                 serial0: serial@7f002100 {
  131                         compatible = "ns16550";
  132                         reg = <0x7f002100 0x20>;
  133                         reg-shift = <2>;
  134                         clock-frequency = <100000000>;
  135                         interrupts = <8>;
  136                         interrupt-parent = <&beripic>;
  137                 };
  138 */
  139 
  140                 ethernet@7f005000 {
  141                         compatible = "netfpag10g,nf10bmac";
  142                         // LOOP, TX, RX, INTR
  143                         reg = <0x7f005000 0x20
  144                                0x7f005020 0x30
  145                                0x7f005050 0x30
  146                                0x7f005100 0x10>;
  147                         // RX
  148                         interrupts = <1>;
  149                         interrupt-parent = <&beripic>;
  150                 };
  151         };
  152 
  153         aliases { 
  154                 serial0 = &serial0;
  155         };
  156 
  157         chosen {
  158                 stdin = "serial0";
  159                 stdout = "serial0";
  160                 bootargs = "-v";
  161         };
  162 };

Cache object: 31de2aa3bc983ca7a481ab2e9077508d


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.