1 /*-
2 * Copyright (c) 2005 Doug Rabson
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 *
14 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
24 * SUCH DAMAGE.
25 *
26 */
27
28 #include <sys/cdefs.h>
29 __FBSDID("$FreeBSD: releng/10.2/sys/i386/i386/ptrace_machdep.c 279211 2015-02-23 18:38:41Z jhb $");
30
31 #include "opt_cpu.h"
32
33 #include <sys/param.h>
34 #include <sys/systm.h>
35 #include <sys/malloc.h>
36 #include <sys/proc.h>
37 #include <sys/ptrace.h>
38 #include <machine/md_var.h>
39 #include <machine/pcb.h>
40
41 #if !defined(CPU_DISABLE_SSE) && defined(I686_CPU)
42 #define CPU_ENABLE_SSE
43 #endif
44
45 #ifdef CPU_ENABLE_SSE
46 static int
47 cpu_ptrace_xstate(struct thread *td, int req, void *addr, int data)
48 {
49 struct ptrace_xstate_info info;
50 char *savefpu;
51 int error;
52
53 if (!use_xsave)
54 return (EOPNOTSUPP);
55
56 switch (req) {
57 case PT_GETXSTATE_OLD:
58 npxgetregs(td);
59 savefpu = (char *)(get_pcb_user_save_td(td) + 1);
60 error = copyout(savefpu, addr,
61 cpu_max_ext_state_size - sizeof(union savefpu));
62 break;
63
64 case PT_SETXSTATE_OLD:
65 if (data > cpu_max_ext_state_size - sizeof(union savefpu)) {
66 error = EINVAL;
67 break;
68 }
69 savefpu = malloc(data, M_TEMP, M_WAITOK);
70 error = copyin(addr, savefpu, data);
71 if (error == 0) {
72 npxgetregs(td);
73 error = npxsetxstate(td, savefpu, data);
74 }
75 free(savefpu, M_TEMP);
76 break;
77
78 case PT_GETXSTATE_INFO:
79 if (data != sizeof(info)) {
80 error = EINVAL;
81 break;
82 }
83 info.xsave_len = cpu_max_ext_state_size;
84 info.xsave_mask = xsave_mask;
85 error = copyout(&info, addr, data);
86 break;
87
88 case PT_GETXSTATE:
89 npxgetregs(td);
90 savefpu = (char *)(get_pcb_user_save_td(td));
91 error = copyout(savefpu, addr, cpu_max_ext_state_size);
92 break;
93
94 case PT_SETXSTATE:
95 if (data < sizeof(union savefpu) ||
96 data > cpu_max_ext_state_size) {
97 error = EINVAL;
98 break;
99 }
100 savefpu = malloc(data, M_TEMP, M_WAITOK);
101 error = copyin(addr, savefpu, data);
102 if (error == 0)
103 error = npxsetregs(td, (union savefpu *)savefpu,
104 savefpu + sizeof(union savefpu), data -
105 sizeof(union savefpu));
106 free(savefpu, M_TEMP);
107 break;
108
109 default:
110 error = EINVAL;
111 break;
112 }
113
114 return (error);
115 }
116 #endif
117
118 int
119 cpu_ptrace(struct thread *td, int req, void *addr, int data)
120 {
121 #ifdef CPU_ENABLE_SSE
122 struct savexmm *fpstate;
123 int error;
124
125 if (!cpu_fxsr)
126 return (EINVAL);
127
128 fpstate = &get_pcb_user_save_td(td)->sv_xmm;
129 switch (req) {
130 case PT_GETXMMREGS:
131 npxgetregs(td);
132 error = copyout(fpstate, addr, sizeof(*fpstate));
133 break;
134
135 case PT_SETXMMREGS:
136 npxgetregs(td);
137 error = copyin(addr, fpstate, sizeof(*fpstate));
138 fpstate->sv_env.en_mxcsr &= cpu_mxcsr_mask;
139 break;
140
141 case PT_GETXSTATE_OLD:
142 case PT_SETXSTATE_OLD:
143 case PT_GETXSTATE_INFO:
144 case PT_GETXSTATE:
145 case PT_SETXSTATE:
146 error = cpu_ptrace_xstate(td, req, addr, data);
147 break;
148
149 default:
150 return (EINVAL);
151 }
152
153 return (error);
154 #else
155 return (EINVAL);
156 #endif
157 }
Cache object: 5f89c08880276151f88037c1a3ffb3eb
|