The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/i386/include/apicvar.h

Version: -  FREEBSD  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-2  -  FREEBSD-11-1  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-4  -  FREEBSD-10-3  -  FREEBSD-10-2  -  FREEBSD-10-1  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-3  -  FREEBSD-9-2  -  FREEBSD-9-1  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-4  -  FREEBSD-8-3  -  FREEBSD-8-2  -  FREEBSD-8-1  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-4  -  FREEBSD-7-3  -  FREEBSD-7-2  -  FREEBSD-7-1  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-4  -  FREEBSD-6-3  -  FREEBSD-6-2  -  FREEBSD-6-1  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-5  -  FREEBSD-5-4  -  FREEBSD-5-3  -  FREEBSD-5-2  -  FREEBSD-5-1  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  linux-2.6  -  linux-2.4.22  -  MK83  -  MK84  -  PLAN9  -  DFBSD  -  NETBSD  -  NETBSD5  -  NETBSD4  -  NETBSD3  -  NETBSD20  -  OPENBSD  -  xnu-517  -  xnu-792  -  xnu-792.6.70  -  xnu-1228  -  xnu-1456.1.26  -  xnu-1699.24.8  -  xnu-2050.18.24  -  OPENSOLARIS  -  minix-3-1-1 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2003 John Baldwin <jhb@FreeBSD.org>
    3  * All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  *
   14  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   15  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   16  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   17  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   18  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   19  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   20  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   21  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   22  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   23  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   24  * SUCH DAMAGE.
   25  *
   26  * $FreeBSD: releng/10.3/sys/i386/include/apicvar.h 283284 2015-05-22 11:20:59Z whu $
   27  */
   28 
   29 #ifndef _MACHINE_APICVAR_H_
   30 #define _MACHINE_APICVAR_H_
   31 
   32 /*
   33  * Local && I/O APIC variable definitions.
   34  */
   35 
   36 /*
   37  * Layout of local APIC interrupt vectors:
   38  *
   39  *      0xff (255)  +-------------+
   40  *                  |             | 15 (Spurious / IPIs / Local Interrupts)
   41  *      0xf0 (240)  +-------------+
   42  *                  |             | 14 (I/O Interrupts / Timer)
   43  *      0xe0 (224)  +-------------+
   44  *                  |             | 13 (I/O Interrupts)
   45  *      0xd0 (208)  +-------------+
   46  *                  |             | 12 (I/O Interrupts)
   47  *      0xc0 (192)  +-------------+
   48  *                  |             | 11 (I/O Interrupts)
   49  *      0xb0 (176)  +-------------+
   50  *                  |             | 10 (I/O Interrupts)
   51  *      0xa0 (160)  +-------------+
   52  *                  |             | 9 (I/O Interrupts)
   53  *      0x90 (144)  +-------------+
   54  *                  |             | 8 (I/O Interrupts / System Calls)
   55  *      0x80 (128)  +-------------+
   56  *                  |             | 7 (I/O Interrupts)
   57  *      0x70 (112)  +-------------+
   58  *                  |             | 6 (I/O Interrupts)
   59  *      0x60 (96)   +-------------+
   60  *                  |             | 5 (I/O Interrupts)
   61  *      0x50 (80)   +-------------+
   62  *                  |             | 4 (I/O Interrupts)
   63  *      0x40 (64)   +-------------+
   64  *                  |             | 3 (I/O Interrupts)
   65  *      0x30 (48)   +-------------+
   66  *                  |             | 2 (ATPIC Interrupts)
   67  *      0x20 (32)   +-------------+
   68  *                  |             | 1 (Exceptions, traps, faults, etc.)
   69  *      0x10 (16)   +-------------+
   70  *                  |             | 0 (Exceptions, traps, faults, etc.)
   71  *      0x00 (0)    +-------------+
   72  *
   73  * Note: 0x80 needs to be handled specially and not allocated to an
   74  * I/O device!
   75  */
   76 
   77 #define MAX_APIC_ID     0xfe
   78 #define APIC_ID_ALL     0xff
   79 
   80 /* I/O Interrupts are used for external devices such as ISA, PCI, etc. */
   81 #define APIC_IO_INTS    (IDT_IO_INTS + 16)
   82 #define APIC_NUM_IOINTS 191
   83 
   84 /* The timer interrupt is used for clock handling and drives hardclock, etc. */
   85 #define APIC_TIMER_INT  (APIC_IO_INTS + APIC_NUM_IOINTS)
   86 
   87 /*  
   88  ********************* !!! WARNING !!! ******************************
   89  * Each local apic has an interrupt receive fifo that is two entries deep
   90  * for each interrupt priority class (higher 4 bits of interrupt vector).
   91  * Once the fifo is full the APIC can no longer receive interrupts for this
   92  * class and sending IPIs from other CPUs will be blocked.
   93  * To avoid deadlocks there should be no more than two IPI interrupts
   94  * pending at the same time.
   95  * Currently this is guaranteed by dividing the IPIs in two groups that have 
   96  * each at most one IPI interrupt pending. The first group is protected by the
   97  * smp_ipi_mtx and waits for the completion of the IPI (Only one IPI user 
   98  * at a time) The second group uses a single interrupt and a bitmap to avoid
   99  * redundant IPI interrupts.
  100  */ 
  101 
  102 /* Interrupts for local APIC LVT entries other than the timer. */
  103 #define APIC_LOCAL_INTS 240
  104 #define APIC_ERROR_INT  APIC_LOCAL_INTS
  105 #define APIC_THERMAL_INT (APIC_LOCAL_INTS + 1)
  106 #define APIC_CMC_INT    (APIC_LOCAL_INTS + 2)
  107 #define APIC_IPI_INTS   (APIC_LOCAL_INTS + 3)
  108 
  109 #define IPI_RENDEZVOUS  (APIC_IPI_INTS)         /* Inter-CPU rendezvous. */
  110 #define IPI_INVLTLB     (APIC_IPI_INTS + 1)     /* TLB Shootdown IPIs */
  111 #define IPI_INVLPG      (APIC_IPI_INTS + 2)
  112 #define IPI_INVLRNG     (APIC_IPI_INTS + 3)
  113 #define IPI_INVLCACHE   (APIC_IPI_INTS + 4)
  114 #define IPI_LAZYPMAP    (APIC_IPI_INTS + 5)     /* Lazy pmap release. */
  115 /* Vector to handle bitmap based IPIs */
  116 #define IPI_BITMAP_VECTOR       (APIC_IPI_INTS + 6) 
  117 
  118 /* IPIs handled by IPI_BITMAPED_VECTOR  (XXX ups is there a better place?) */
  119 #define IPI_AST         0       /* Generate software trap. */
  120 #define IPI_PREEMPT     1
  121 #define IPI_HARDCLOCK   2 
  122 #define IPI_BITMAP_LAST IPI_HARDCLOCK
  123 #define IPI_IS_BITMAPED(x) ((x) <= IPI_BITMAP_LAST)
  124 
  125 #define IPI_STOP        (APIC_IPI_INTS + 7)     /* Stop CPU until restarted. */
  126 #define IPI_SUSPEND     (APIC_IPI_INTS + 8)     /* Suspend CPU until restarted. */
  127 #define IPI_STOP_HARD   (APIC_IPI_INTS + 9)     /* Stop CPU with a NMI. */
  128 
  129 /*
  130  * The spurious interrupt can share the priority class with the IPIs since
  131  * it is not a normal interrupt. (Does not use the APIC's interrupt fifo)
  132  */
  133 #define APIC_SPURIOUS_INT 255
  134 
  135 #ifndef LOCORE
  136 
  137 #define APIC_IPI_DEST_SELF      -1
  138 #define APIC_IPI_DEST_ALL       -2
  139 #define APIC_IPI_DEST_OTHERS    -3
  140 
  141 #define APIC_BUS_UNKNOWN        -1
  142 #define APIC_BUS_ISA            0
  143 #define APIC_BUS_EISA           1
  144 #define APIC_BUS_PCI            2
  145 #define APIC_BUS_MAX            APIC_BUS_PCI
  146 
  147 /*
  148  * An APIC enumerator is a psuedo bus driver that enumerates APIC's including
  149  * CPU's and I/O APIC's.
  150  */
  151 struct apic_enumerator {
  152         const char *apic_name;
  153         int (*apic_probe)(void);
  154         int (*apic_probe_cpus)(void);
  155         int (*apic_setup_local)(void);
  156         int (*apic_setup_io)(void);
  157         SLIST_ENTRY(apic_enumerator) apic_next;
  158 };
  159 
  160 inthand_t
  161         IDTVEC(apic_isr1), IDTVEC(apic_isr2), IDTVEC(apic_isr3),
  162         IDTVEC(apic_isr4), IDTVEC(apic_isr5), IDTVEC(apic_isr6),
  163         IDTVEC(apic_isr7), IDTVEC(cmcint), IDTVEC(errorint),
  164         IDTVEC(spuriousint), IDTVEC(timerint);
  165 
  166 extern vm_paddr_t lapic_paddr;
  167 extern int apic_cpuids[];
  168 
  169 u_int   apic_alloc_vector(u_int apic_id, u_int irq);
  170 u_int   apic_alloc_vectors(u_int apic_id, u_int *irqs, u_int count,
  171             u_int align);
  172 void    apic_disable_vector(u_int apic_id, u_int vector);
  173 void    apic_enable_vector(u_int apic_id, u_int vector);
  174 void    apic_free_vector(u_int apic_id, u_int vector, u_int irq);
  175 u_int   apic_idt_to_irq(u_int apic_id, u_int vector);
  176 void    apic_register_enumerator(struct apic_enumerator *enumerator);
  177 u_int   apic_cpuid(u_int apic_id);
  178 void    *ioapic_create(vm_paddr_t addr, int32_t apic_id, int intbase);
  179 int     ioapic_disable_pin(void *cookie, u_int pin);
  180 int     ioapic_get_vector(void *cookie, u_int pin);
  181 void    ioapic_register(void *cookie);
  182 int     ioapic_remap_vector(void *cookie, u_int pin, int vector);
  183 int     ioapic_set_bus(void *cookie, u_int pin, int bus_type);
  184 int     ioapic_set_extint(void *cookie, u_int pin);
  185 int     ioapic_set_nmi(void *cookie, u_int pin);
  186 int     ioapic_set_polarity(void *cookie, u_int pin, enum intr_polarity pol);
  187 int     ioapic_set_triggermode(void *cookie, u_int pin,
  188             enum intr_trigger trigger);
  189 int     ioapic_set_smi(void *cookie, u_int pin);
  190 void    lapic_create(u_int apic_id, int boot_cpu);
  191 void    lapic_disable(void);
  192 void    lapic_disable_pmc(void);
  193 void    lapic_dump(const char *str);
  194 void    lapic_enable_cmc(void);
  195 int     lapic_enable_pmc(void);
  196 void    lapic_eoi(void);
  197 int     lapic_id(void);
  198 void    lapic_init(vm_paddr_t addr);
  199 int     lapic_intr_pending(u_int vector);
  200 void    lapic_ipi_raw(register_t icrlo, u_int dest);
  201 void    lapic_ipi_vectored(u_int vector, int dest);
  202 int     lapic_ipi_wait(int delay);
  203 void    lapic_handle_cmc(void);
  204 void    lapic_handle_error(void);
  205 void    lapic_handle_intr(int vector, struct trapframe *frame);
  206 void    lapic_handle_timer(struct trapframe *frame);
  207 void    lapic_reenable_pmc(void);
  208 void    lapic_set_logical_id(u_int apic_id, u_int cluster, u_int cluster_id);
  209 int     lapic_set_lvt_mask(u_int apic_id, u_int lvt, u_char masked);
  210 int     lapic_set_lvt_mode(u_int apic_id, u_int lvt, u_int32_t mode);
  211 int     lapic_set_lvt_polarity(u_int apic_id, u_int lvt,
  212             enum intr_polarity pol);
  213 int     lapic_set_lvt_triggermode(u_int apic_id, u_int lvt,
  214             enum intr_trigger trigger);
  215 void    lapic_set_tpr(u_int vector);
  216 void    lapic_setup(int boot);
  217 void    xen_intr_handle_upcall(struct trapframe *frame);
  218 void    hv_vector_handler(struct trapframe *frame);
  219 
  220 #endif /* !LOCORE */
  221 #endif /* _MACHINE_APICVAR_H_ */

Cache object: eaf61406f70e107b6e3b10fb289ebe4c


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.