1 /*
2 * Copyright (c) 1996, by Steve Passe
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. The name of the developer may NOT be used to endorse or promote products
11 * derived from this software without specific prior written permission.
12 *
13 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
14 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
15 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
16 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
17 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
18 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
19 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
20 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
21 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
22 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
23 * SUCH DAMAGE.
24 *
25 * $FreeBSD$
26 */
27
28 #ifndef _MACHINE_MPAPIC_H_
29 #define _MACHINE_MPAPIC_H_
30
31 #include <machine/apic.h>
32
33 #include <i386/isa/icu.h>
34
35 /*
36 * Size of APIC ID list.
37 * Also used a MAX size of various other arrays.
38 */
39 #define NAPICID 16
40
41 /* these don't really belong in here... */
42 enum busTypes {
43 CBUS = 1,
44 CBUSII = 2,
45 EISA = 3,
46 MCA = 4,
47 ISA = 6,
48 PCI = 13,
49 XPRESS = 18,
50 MAX_BUSTYPE = 18,
51 UNKNOWN_BUSTYPE = 0xff
52 };
53
54
55 /*
56 * the physical/logical APIC ID management macors
57 */
58 #define CPU_TO_ID(CPU) (cpu_num_to_apic_id[CPU])
59 #define ID_TO_CPU(ID) (apic_id_to_logical[ID])
60 #define IO_TO_ID(IO) (io_num_to_apic_id[IO])
61 #define ID_TO_IO(ID) (apic_id_to_logical[ID])
62
63
64 /*
65 * send an IPI INTerrupt containing 'vector' to CPUs in 'targetMap'
66 * 'targetMap' is a bitfiled of length 14,
67 * APIC #0 == bit 0, ..., APIC #14 == bit 14
68 * NOTE: these are LOGICAL APIC IDs
69 */
70 static __inline int
71 selected_procs_ipi(int targetMap, int vector)
72 {
73 return selected_apic_ipi(targetMap, vector, APIC_DELMODE_FIXED);
74 }
75
76 /*
77 * send an IPI INTerrupt containing 'vector' to all CPUs, including myself
78 */
79 static __inline int
80 all_procs_ipi(int vector)
81 {
82 return apic_ipi(APIC_DEST_ALLISELF, vector, APIC_DELMODE_FIXED);
83 }
84
85 /*
86 * send an IPI INTerrupt containing 'vector' to all CPUs EXCEPT myself
87 */
88 static __inline int
89 all_but_self_ipi(int vector)
90 {
91 if (mp_ncpus <= 1)
92 return 0;
93 return apic_ipi(APIC_DEST_ALLESELF, vector, APIC_DELMODE_FIXED);
94 }
95
96 /*
97 * send an IPI INTerrupt containing 'vector' to myself
98 */
99 static __inline int
100 self_ipi(int vector)
101 {
102 return apic_ipi(APIC_DEST_SELF, vector, APIC_DELMODE_FIXED);
103 }
104
105 #endif /* _MACHINE_MPAPIC_H */
Cache object: 80c41c4449d4c0336b3da3472322c258
|