The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/i386/include/specialreg.h

Version: -  FREEBSD  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-2  -  FREEBSD-11-1  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-4  -  FREEBSD-10-3  -  FREEBSD-10-2  -  FREEBSD-10-1  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-3  -  FREEBSD-9-2  -  FREEBSD-9-1  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-4  -  FREEBSD-8-3  -  FREEBSD-8-2  -  FREEBSD-8-1  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-4  -  FREEBSD-7-3  -  FREEBSD-7-2  -  FREEBSD-7-1  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-4  -  FREEBSD-6-3  -  FREEBSD-6-2  -  FREEBSD-6-1  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-5  -  FREEBSD-5-4  -  FREEBSD-5-3  -  FREEBSD-5-2  -  FREEBSD-5-1  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  linux-2.6  -  linux-2.4.22  -  MK83  -  MK84  -  PLAN9  -  DFBSD  -  NETBSD  -  NETBSD5  -  NETBSD4  -  NETBSD3  -  NETBSD20  -  OPENBSD  -  xnu-517  -  xnu-792  -  xnu-792.6.70  -  xnu-1228  -  xnu-1456.1.26  -  xnu-1699.24.8  -  xnu-2050.18.24  -  OPENSOLARIS  -  minix-3-1-1 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 1991 The Regents of the University of California.
    3  * All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  * 3. All advertising materials mentioning features or use of this software
   14  *    must display the following acknowledgement:
   15  *      This product includes software developed by the University of
   16  *      California, Berkeley and its contributors.
   17  * 4. Neither the name of the University nor the names of its contributors
   18  *    may be used to endorse or promote products derived from this software
   19  *    without specific prior written permission.
   20  *
   21  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
   22  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   24  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
   25  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   26  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   27  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   28  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   29  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   30  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   31  * SUCH DAMAGE.
   32  *
   33  *      from: @(#)specialreg.h  7.1 (Berkeley) 5/9/91
   34  * $FreeBSD: releng/5.0/sys/i386/include/specialreg.h 98650 2002-06-22 23:00:33Z mp $
   35  */
   36 
   37 #ifndef _MACHINE_SPECIALREG_H_
   38 #define _MACHINE_SPECIALREG_H_
   39 
   40 /*
   41  * Bits in 386 special registers:
   42  */
   43 #define CR0_PE  0x00000001      /* Protected mode Enable */
   44 #define CR0_MP  0x00000002      /* "Math" Present (NPX or NPX emulator) */
   45 #define CR0_EM  0x00000004      /* EMulate non-NPX coproc. (trap ESC only) */
   46 #define CR0_TS  0x00000008      /* Task Switched (if MP, trap ESC and WAIT) */
   47 #ifdef notused
   48 #define CR0_ET  0x00000010      /* Extension Type (387 (if set) vs 287) */
   49 #endif
   50 #define CR0_PG  0x80000000      /* PaGing enable */
   51 
   52 /*
   53  * Bits in 486 special registers:
   54  */
   55 #define CR0_NE  0x00000020      /* Numeric Error enable (EX16 vs IRQ13) */
   56 #define CR0_WP  0x00010000      /* Write Protect (honor page protect in
   57                                                            all modes) */
   58 #define CR0_AM  0x00040000      /* Alignment Mask (set to enable AC flag) */
   59 #define CR0_NW  0x20000000      /* Not Write-through */
   60 #define CR0_CD  0x40000000      /* Cache Disable */
   61 
   62 /*
   63  * Bits in PPro special registers
   64  */
   65 #define CR4_VME 0x00000001      /* Virtual 8086 mode extensions */
   66 #define CR4_PVI 0x00000002      /* Protected-mode virtual interrupts */
   67 #define CR4_TSD 0x00000004      /* Time stamp disable */
   68 #define CR4_DE  0x00000008      /* Debugging extensions */
   69 #define CR4_PSE 0x00000010      /* Page size extensions */
   70 #define CR4_PAE 0x00000020      /* Physical address extension */
   71 #define CR4_MCE 0x00000040      /* Machine check enable */
   72 #define CR4_PGE 0x00000080      /* Page global enable */
   73 #define CR4_PCE 0x00000100      /* Performance monitoring counter enable */
   74 #define CR4_FXSR 0x00000200     /* Fast FPU save/restore used by OS */
   75 #define CR4_XMM 0x00000400      /* enable SIMD/MMX2 to use except 16 */
   76 
   77 /*
   78  * CPUID instruction features register
   79  */
   80 #define CPUID_FPU       0x00000001
   81 #define CPUID_VME       0x00000002
   82 #define CPUID_DE        0x00000004
   83 #define CPUID_PSE       0x00000008
   84 #define CPUID_TSC       0x00000010
   85 #define CPUID_MSR       0x00000020
   86 #define CPUID_PAE       0x00000040
   87 #define CPUID_MCE       0x00000080
   88 #define CPUID_CX8       0x00000100
   89 #define CPUID_APIC      0x00000200
   90 #define CPUID_B10       0x00000400
   91 #define CPUID_SEP       0x00000800
   92 #define CPUID_MTRR      0x00001000
   93 #define CPUID_PGE       0x00002000
   94 #define CPUID_MCA       0x00004000
   95 #define CPUID_CMOV      0x00008000
   96 #define CPUID_PAT       0x00010000
   97 #define CPUID_PSE36     0x00020000
   98 #define CPUID_PSN       0x00040000
   99 #define CPUID_CLFSH     0x00080000
  100 #define CPUID_B20       0x00100000
  101 #define CPUID_DS        0x00200000
  102 #define CPUID_ACPI      0x00400000
  103 #define CPUID_MMX       0x00800000
  104 #define CPUID_FXSR      0x01000000
  105 #define CPUID_SSE       0x02000000
  106 #define CPUID_XMM       0x02000000
  107 #define CPUID_SSE2      0x04000000
  108 #define CPUID_SS        0x08000000
  109 #define CPUID_HHT       0x10000000
  110 #define CPUID_TM        0x20000000
  111 #define CPUID_B30       0x40000000
  112 #define CPUID_PBE       0x80000000
  113 
  114 /*
  115  * Model-specific registers for the i386 family
  116  */
  117 #define MSR_P5_MC_ADDR          0x000
  118 #define MSR_P5_MC_TYPE          0x001
  119 #define MSR_TSC                 0x010
  120 #define MSR_APICBASE            0x01b
  121 #define MSR_EBL_CR_POWERON      0x02a
  122 #define MSR_BIOS_UPDT_TRIG      0x079
  123 #define MSR_BIOS_SIGN           0x08b
  124 #define MSR_PERFCTR0            0x0c1
  125 #define MSR_PERFCTR1            0x0c2
  126 #define MSR_MTRRcap             0x0fe
  127 #define MSR_MCG_CAP             0x179
  128 #define MSR_MCG_STATUS          0x17a
  129 #define MSR_MCG_CTL             0x17b
  130 #define MSR_EVNTSEL0            0x186
  131 #define MSR_EVNTSEL1            0x187
  132 #define MSR_DEBUGCTLMSR         0x1d9
  133 #define MSR_LASTBRANCHFROMIP    0x1db
  134 #define MSR_LASTBRANCHTOIP      0x1dc
  135 #define MSR_LASTINTFROMIP       0x1dd
  136 #define MSR_LASTINTTOIP         0x1de
  137 #define MSR_ROB_CR_BKUPTMPDR6   0x1e0
  138 #define MSR_MTRRVarBase         0x200
  139 #define MSR_MTRR64kBase         0x250
  140 #define MSR_MTRR16kBase         0x258
  141 #define MSR_MTRR4kBase          0x268
  142 #define MSR_MTRRdefType         0x2ff
  143 #define MSR_MC0_CTL             0x400
  144 #define MSR_MC0_STATUS          0x401
  145 #define MSR_MC0_ADDR            0x402
  146 #define MSR_MC0_MISC            0x403
  147 #define MSR_MC1_CTL             0x404
  148 #define MSR_MC1_STATUS          0x405
  149 #define MSR_MC1_ADDR            0x406
  150 #define MSR_MC1_MISC            0x407
  151 #define MSR_MC2_CTL             0x408
  152 #define MSR_MC2_STATUS          0x409
  153 #define MSR_MC2_ADDR            0x40a
  154 #define MSR_MC2_MISC            0x40b
  155 #define MSR_MC4_CTL             0x40c
  156 #define MSR_MC4_STATUS          0x40d
  157 #define MSR_MC4_ADDR            0x40e
  158 #define MSR_MC4_MISC            0x40f
  159 #define MSR_MC3_CTL             0x410
  160 #define MSR_MC3_STATUS          0x411
  161 #define MSR_MC3_ADDR            0x412
  162 #define MSR_MC3_MISC            0x413
  163 
  164 /*
  165  * Constants related to MTRRs
  166  */
  167 #define MTRR_N64K               8       /* numbers of fixed-size entries */
  168 #define MTRR_N16K               16
  169 #define MTRR_N4K                64
  170 
  171 /*
  172  * Cyrix configuration registers, accessible as IO ports.
  173  */
  174 #define CCR0                    0xc0    /* Configuration control register 0 */
  175 #define CCR0_NC0                0x01    /* First 64K of each 1M memory region is
  176                                                                    non-cacheable */
  177 #define CCR0_NC1                0x02    /* 640K-1M region is non-cacheable */
  178 #define CCR0_A20M               0x04    /* Enables A20M# input pin */
  179 #define CCR0_KEN                0x08    /* Enables KEN# input pin */
  180 #define CCR0_FLUSH              0x10    /* Enables FLUSH# input pin */
  181 #define CCR0_BARB               0x20    /* Flushes internal cache when entering hold
  182                                                                    state */
  183 #define CCR0_CO                 0x40    /* Cache org: 1=direct mapped, 0=2x set
  184                                                                    assoc */
  185 #define CCR0_SUSPEND    0x80    /* Enables SUSP# and SUSPA# pins */
  186 
  187 #define CCR1                    0xc1    /* Configuration control register 1 */
  188 #define CCR1_RPL                0x01    /* Enables RPLSET and RPLVAL# pins */
  189 #define CCR1_SMI                0x02    /* Enables SMM pins */
  190 #define CCR1_SMAC               0x04    /* System management memory access */
  191 #define CCR1_MMAC               0x08    /* Main memory access */
  192 #define CCR1_NO_LOCK    0x10    /* Negate LOCK# */
  193 #define CCR1_SM3                0x80    /* SMM address space address region 3 */
  194 
  195 #define CCR2                    0xc2
  196 #define CCR2_WB                 0x02    /* Enables WB cache interface pins */
  197 #define CCR2_SADS               0x02    /* Slow ADS */
  198 #define CCR2_LOCK_NW    0x04    /* LOCK NW Bit */
  199 #define CCR2_SUSP_HLT   0x08    /* Suspend on HALT */
  200 #define CCR2_WT1                0x10    /* WT region 1 */
  201 #define CCR2_WPR1               0x10    /* Write-protect region 1 */
  202 #define CCR2_BARB               0x20    /* Flushes write-back cache when entering
  203                                                                    hold state. */
  204 #define CCR2_BWRT               0x40    /* Enables burst write cycles */
  205 #define CCR2_USE_SUSP   0x80    /* Enables suspend pins */
  206 
  207 #define CCR3                    0xc3
  208 #define CCR3_SMILOCK    0x01    /* SMM register lock */
  209 #define CCR3_NMI                0x02    /* Enables NMI during SMM */
  210 #define CCR3_LINBRST    0x04    /* Linear address burst cycles */
  211 #define CCR3_SMMMODE    0x08    /* SMM Mode */
  212 #define CCR3_MAPEN0             0x10    /* Enables Map0 */
  213 #define CCR3_MAPEN1             0x20    /* Enables Map1 */
  214 #define CCR3_MAPEN2             0x40    /* Enables Map2 */
  215 #define CCR3_MAPEN3             0x80    /* Enables Map3 */
  216 
  217 #define CCR4                    0xe8
  218 #define CCR4_IOMASK             0x07
  219 #define CCR4_MEM                0x08    /* Enables momory bypassing */
  220 #define CCR4_DTE                0x10    /* Enables directory table entry cache */
  221 #define CCR4_FASTFPE    0x20    /* Fast FPU exception */
  222 #define CCR4_CPUID              0x80    /* Enables CPUID instruction */
  223 
  224 #define CCR5                    0xe9
  225 #define CCR5_WT_ALLOC   0x01    /* Write-through allocate */
  226 #define CCR5_SLOP               0x02    /* LOOP instruction slowed down */
  227 #define CCR5_LBR1               0x10    /* Local bus region 1 */
  228 #define CCR5_ARREN              0x20    /* Enables ARR region */
  229 
  230 #define CCR6                    0xea
  231 
  232 #define CCR7                    0xeb
  233 
  234 /* Performance Control Register (5x86 only). */
  235 #define PCR0                    0x20
  236 #define PCR0_RSTK               0x01    /* Enables return stack */
  237 #define PCR0_BTB                0x02    /* Enables branch target buffer */
  238 #define PCR0_LOOP               0x04    /* Enables loop */
  239 #define PCR0_AIS                0x08    /* Enables all instrcutions stalled to
  240                                                                    serialize pipe. */
  241 #define PCR0_MLR                0x10    /* Enables reordering of misaligned loads */
  242 #define PCR0_BTBRT              0x40    /* Enables BTB test register. */
  243 #define PCR0_LSSER              0x80    /* Disable reorder */
  244 
  245 /* Device Identification Registers */
  246 #define DIR0                    0xfe
  247 #define DIR1                    0xff
  248 
  249 /*
  250  * The following four 3-byte registers control the non-cacheable regions.
  251  * These registers must be written as three separate bytes.
  252  *
  253  * NCRx+0: A31-A24 of starting address
  254  * NCRx+1: A23-A16 of starting address
  255  * NCRx+2: A15-A12 of starting address | NCR_SIZE_xx.
  256  *
  257  * The non-cacheable region's starting address must be aligned to the
  258  * size indicated by the NCR_SIZE_xx field.
  259  */
  260 #define NCR1    0xc4
  261 #define NCR2    0xc7
  262 #define NCR3    0xca
  263 #define NCR4    0xcd
  264 
  265 #define NCR_SIZE_0K     0
  266 #define NCR_SIZE_4K     1
  267 #define NCR_SIZE_8K     2
  268 #define NCR_SIZE_16K    3
  269 #define NCR_SIZE_32K    4
  270 #define NCR_SIZE_64K    5
  271 #define NCR_SIZE_128K   6
  272 #define NCR_SIZE_256K   7
  273 #define NCR_SIZE_512K   8
  274 #define NCR_SIZE_1M     9
  275 #define NCR_SIZE_2M     10
  276 #define NCR_SIZE_4M     11
  277 #define NCR_SIZE_8M     12
  278 #define NCR_SIZE_16M    13
  279 #define NCR_SIZE_32M    14
  280 #define NCR_SIZE_4G     15
  281 
  282 /*
  283  * The address region registers are used to specify the location and
  284  * size for the eight address regions.
  285  *
  286  * ARRx + 0: A31-A24 of start address
  287  * ARRx + 1: A23-A16 of start address
  288  * ARRx + 2: A15-A12 of start address | ARR_SIZE_xx
  289  */
  290 #define ARR0    0xc4
  291 #define ARR1    0xc7
  292 #define ARR2    0xca
  293 #define ARR3    0xcd
  294 #define ARR4    0xd0
  295 #define ARR5    0xd3
  296 #define ARR6    0xd6
  297 #define ARR7    0xd9
  298 
  299 #define ARR_SIZE_0K             0
  300 #define ARR_SIZE_4K             1
  301 #define ARR_SIZE_8K             2
  302 #define ARR_SIZE_16K    3
  303 #define ARR_SIZE_32K    4
  304 #define ARR_SIZE_64K    5
  305 #define ARR_SIZE_128K   6
  306 #define ARR_SIZE_256K   7
  307 #define ARR_SIZE_512K   8
  308 #define ARR_SIZE_1M             9
  309 #define ARR_SIZE_2M             10
  310 #define ARR_SIZE_4M             11
  311 #define ARR_SIZE_8M             12
  312 #define ARR_SIZE_16M    13
  313 #define ARR_SIZE_32M    14
  314 #define ARR_SIZE_4G             15
  315 
  316 /*
  317  * The region control registers specify the attributes associated with
  318  * the ARRx addres regions.
  319  */
  320 #define RCR0    0xdc
  321 #define RCR1    0xdd
  322 #define RCR2    0xde
  323 #define RCR3    0xdf
  324 #define RCR4    0xe0
  325 #define RCR5    0xe1
  326 #define RCR6    0xe2
  327 #define RCR7    0xe3
  328 
  329 #define RCR_RCD 0x01    /* Disables caching for ARRx (x = 0-6). */
  330 #define RCR_RCE 0x01    /* Enables caching for ARR7. */
  331 #define RCR_WWO 0x02    /* Weak write ordering. */
  332 #define RCR_WL  0x04    /* Weak locking. */
  333 #define RCR_WG  0x08    /* Write gathering. */
  334 #define RCR_WT  0x10    /* Write-through. */
  335 #define RCR_NLB 0x20    /* LBA# pin is not asserted. */
  336 
  337 /* AMD Write Allocate Top-Of-Memory and Control Register */
  338 #define AMD_WT_ALLOC_TME        0x40000 /* top-of-memory enable */
  339 #define AMD_WT_ALLOC_PRE        0x20000 /* programmable range enable */
  340 #define AMD_WT_ALLOC_FRE        0x10000 /* fixed (A0000-FFFFF) range enable */
  341 
  342 
  343 #ifndef LOCORE
  344 static __inline u_char
  345 read_cyrix_reg(u_char reg)
  346 {
  347         outb(0x22, reg);
  348         return inb(0x23);
  349 }
  350 
  351 static __inline void
  352 write_cyrix_reg(u_char reg, u_char data)
  353 {
  354         outb(0x22, reg);
  355         outb(0x23, data);
  356 }
  357 #endif
  358 
  359 #endif /* !_MACHINE_SPECIALREG_H_ */

Cache object: 2dc0b0396b7228693e3fa438ec91a2ca


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.