The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/i386/include/specialreg.h

Version: -  FREEBSD  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-2  -  FREEBSD-11-1  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-4  -  FREEBSD-10-3  -  FREEBSD-10-2  -  FREEBSD-10-1  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-3  -  FREEBSD-9-2  -  FREEBSD-9-1  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-4  -  FREEBSD-8-3  -  FREEBSD-8-2  -  FREEBSD-8-1  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-4  -  FREEBSD-7-3  -  FREEBSD-7-2  -  FREEBSD-7-1  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-4  -  FREEBSD-6-3  -  FREEBSD-6-2  -  FREEBSD-6-1  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-5  -  FREEBSD-5-4  -  FREEBSD-5-3  -  FREEBSD-5-2  -  FREEBSD-5-1  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  linux-2.6  -  linux-2.4.22  -  MK83  -  MK84  -  PLAN9  -  DFBSD  -  NETBSD  -  NETBSD5  -  NETBSD4  -  NETBSD3  -  NETBSD20  -  OPENBSD  -  xnu-517  -  xnu-792  -  xnu-792.6.70  -  xnu-1228  -  xnu-1456.1.26  -  xnu-1699.24.8  -  xnu-2050.18.24  -  OPENSOLARIS  -  minix-3-1-1 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 1991 The Regents of the University of California.
    3  * All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  * 4. Neither the name of the University nor the names of its contributors
   14  *    may be used to endorse or promote products derived from this software
   15  *    without specific prior written permission.
   16  *
   17  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
   18  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   19  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   20  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
   21  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   22  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   23  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   24  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   25  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   26  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   27  * SUCH DAMAGE.
   28  *
   29  *      from: @(#)specialreg.h  7.1 (Berkeley) 5/9/91
   30  * $FreeBSD: releng/7.3/sys/i386/include/specialreg.h 200742 2009-12-20 01:00:41Z avg $
   31  */
   32 
   33 #ifndef _MACHINE_SPECIALREG_H_
   34 #define _MACHINE_SPECIALREG_H_
   35 
   36 /*
   37  * Bits in 386 special registers:
   38  */
   39 #define CR0_PE  0x00000001      /* Protected mode Enable */
   40 #define CR0_MP  0x00000002      /* "Math" (fpu) Present */
   41 #define CR0_EM  0x00000004      /* EMulate FPU instructions. (trap ESC only) */
   42 #define CR0_TS  0x00000008      /* Task Switched (if MP, trap ESC and WAIT) */
   43 #define CR0_PG  0x80000000      /* PaGing enable */
   44 
   45 /*
   46  * Bits in 486 special registers:
   47  */
   48 #define CR0_NE  0x00000020      /* Numeric Error enable (EX16 vs IRQ13) */
   49 #define CR0_WP  0x00010000      /* Write Protect (honor page protect in
   50                                                            all modes) */
   51 #define CR0_AM  0x00040000      /* Alignment Mask (set to enable AC flag) */
   52 #define CR0_NW  0x20000000      /* Not Write-through */
   53 #define CR0_CD  0x40000000      /* Cache Disable */
   54 
   55 /*
   56  * Bits in PPro special registers
   57  */
   58 #define CR4_VME 0x00000001      /* Virtual 8086 mode extensions */
   59 #define CR4_PVI 0x00000002      /* Protected-mode virtual interrupts */
   60 #define CR4_TSD 0x00000004      /* Time stamp disable */
   61 #define CR4_DE  0x00000008      /* Debugging extensions */
   62 #define CR4_PSE 0x00000010      /* Page size extensions */
   63 #define CR4_PAE 0x00000020      /* Physical address extension */
   64 #define CR4_MCE 0x00000040      /* Machine check enable */
   65 #define CR4_PGE 0x00000080      /* Page global enable */
   66 #define CR4_PCE 0x00000100      /* Performance monitoring counter enable */
   67 #define CR4_FXSR 0x00000200     /* Fast FPU save/restore used by OS */
   68 #define CR4_XMM 0x00000400      /* enable SIMD/MMX2 to use except 16 */
   69 
   70 /*
   71  * Bits in AMD64 special registers.  EFER is 64 bits wide.
   72  */
   73 #define EFER_NXE 0x000000800    /* PTE No-Execute bit enable (R/W) */
   74 
   75 /*
   76  * CPUID instruction features register
   77  */
   78 #define CPUID_FPU       0x00000001
   79 #define CPUID_VME       0x00000002
   80 #define CPUID_DE        0x00000004
   81 #define CPUID_PSE       0x00000008
   82 #define CPUID_TSC       0x00000010
   83 #define CPUID_MSR       0x00000020
   84 #define CPUID_PAE       0x00000040
   85 #define CPUID_MCE       0x00000080
   86 #define CPUID_CX8       0x00000100
   87 #define CPUID_APIC      0x00000200
   88 #define CPUID_B10       0x00000400
   89 #define CPUID_SEP       0x00000800
   90 #define CPUID_MTRR      0x00001000
   91 #define CPUID_PGE       0x00002000
   92 #define CPUID_MCA       0x00004000
   93 #define CPUID_CMOV      0x00008000
   94 #define CPUID_PAT       0x00010000
   95 #define CPUID_PSE36     0x00020000
   96 #define CPUID_PSN       0x00040000
   97 #define CPUID_CLFSH     0x00080000
   98 #define CPUID_B20       0x00100000
   99 #define CPUID_DS        0x00200000
  100 #define CPUID_ACPI      0x00400000
  101 #define CPUID_MMX       0x00800000
  102 #define CPUID_FXSR      0x01000000
  103 #define CPUID_SSE       0x02000000
  104 #define CPUID_XMM       0x02000000
  105 #define CPUID_SSE2      0x04000000
  106 #define CPUID_SS        0x08000000
  107 #define CPUID_HTT       0x10000000
  108 #define CPUID_TM        0x20000000
  109 #define CPUID_IA64      0x40000000
  110 #define CPUID_PBE       0x80000000
  111 
  112 #define CPUID2_SSE3     0x00000001
  113 #define CPUID2_DTES64   0x00000004
  114 #define CPUID2_MON      0x00000008
  115 #define CPUID2_DS_CPL   0x00000010
  116 #define CPUID2_VMX      0x00000020
  117 #define CPUID2_SMX      0x00000040
  118 #define CPUID2_EST      0x00000080
  119 #define CPUID2_TM2      0x00000100
  120 #define CPUID2_SSSE3    0x00000200
  121 #define CPUID2_CNXTID   0x00000400
  122 #define CPUID2_CX16     0x00002000
  123 #define CPUID2_XTPR     0x00004000
  124 #define CPUID2_PDCM     0x00008000
  125 #define CPUID2_DCA      0x00040000
  126 #define CPUID2_SSE41    0x00080000
  127 #define CPUID2_SSE42    0x00100000
  128 #define CPUID2_X2APIC   0x00200000
  129 #define CPUID2_MOVBE    0x00400000
  130 #define CPUID2_POPCNT   0x00800000
  131 
  132 /*
  133  * Important bits in the AMD extended cpuid flags
  134  */
  135 #define AMDID_SYSCALL   0x00000800
  136 #define AMDID_MP        0x00080000
  137 #define AMDID_NX        0x00100000
  138 #define AMDID_EXT_MMX   0x00400000
  139 #define AMDID_FFXSR     0x01000000
  140 #define AMDID_PAGE1GB   0x04000000
  141 #define AMDID_RDTSCP    0x08000000
  142 #define AMDID_LM        0x20000000
  143 #define AMDID_EXT_3DNOW 0x40000000
  144 #define AMDID_3DNOW     0x80000000
  145 
  146 #define AMDID2_LAHF     0x00000001
  147 #define AMDID2_CMP      0x00000002
  148 #define AMDID2_SVM      0x00000004
  149 #define AMDID2_EXT_APIC 0x00000008
  150 #define AMDID2_CR8      0x00000010
  151 #define AMDID2_ABM      0x00000020
  152 #define AMDID2_SSE4A    0x00000040
  153 #define AMDID2_MAS      0x00000080
  154 #define AMDID2_PREFETCH 0x00000100
  155 #define AMDID2_OSVW     0x00000200
  156 #define AMDID2_IBS      0x00000400
  157 #define AMDID2_SSE5     0x00000800
  158 #define AMDID2_SKINIT   0x00001000
  159 #define AMDID2_WDT      0x00002000
  160 
  161 /*
  162  * CPUID instruction 1 eax info
  163  */
  164 #define CPUID_STEPPING          0x0000000f
  165 #define CPUID_MODEL             0x000000f0
  166 #define CPUID_FAMILY            0x00000f00
  167 #define CPUID_EXT_MODEL         0x000f0000
  168 #define CPUID_EXT_FAMILY        0x0ff00000
  169 #define CPUID_TO_MODEL(id) \
  170     ((((id) & CPUID_MODEL) >> 4) | \
  171     ((((id) & CPUID_FAMILY) >= 0x600) ? \
  172     (((id) & CPUID_EXT_MODEL) >> 12) : 0))
  173 #define CPUID_TO_FAMILY(id) \
  174     ((((id) & CPUID_FAMILY) >> 8) + \
  175     ((((id) & CPUID_FAMILY) == 0xf00) ? \
  176     (((id) & CPUID_EXT_FAMILY) >> 20) : 0))
  177 
  178 /*
  179  * CPUID instruction 1 ebx info
  180  */
  181 #define CPUID_BRAND_INDEX       0x000000ff
  182 #define CPUID_CLFUSH_SIZE       0x0000ff00
  183 #define CPUID_HTT_CORES         0x00ff0000
  184 #define CPUID_LOCAL_APIC_ID     0xff000000
  185 
  186 /*
  187  * AMD extended function 8000_0007h edx info
  188  */
  189 #define AMDPM_TS                0x00000001
  190 #define AMDPM_FID               0x00000002
  191 #define AMDPM_VID               0x00000004
  192 #define AMDPM_TTP               0x00000008
  193 #define AMDPM_TM                0x00000010
  194 #define AMDPM_STC               0x00000020
  195 #define AMDPM_100MHZ_STEPS      0x00000040
  196 #define AMDPM_HW_PSTATE         0x00000080
  197 #define AMDPM_TSC_INVARIANT     0x00000100
  198 
  199 /*
  200  * AMD extended function 8000_0008h ecx info
  201  */
  202 #define AMDID_CMP_CORES         0x000000ff
  203 
  204 /*
  205  * CPUID manufacturers identifiers
  206  */
  207 #define AMD_VENDOR_ID           "AuthenticAMD"
  208 #define CENTAUR_VENDOR_ID       "CentaurHauls"
  209 #define CYRIX_VENDOR_ID         "CyrixInstead"
  210 #define INTEL_VENDOR_ID         "GenuineIntel"
  211 #define NEXGEN_VENDOR_ID        "NexGenDriven"
  212 #define NSC_VENDOR_ID           "Geode by NSC"
  213 #define RISE_VENDOR_ID          "RiseRiseRise"
  214 #define SIS_VENDOR_ID           "SiS SiS SiS "
  215 #define TRANSMETA_VENDOR_ID     "GenuineTMx86"
  216 #define UMC_VENDOR_ID           "UMC UMC UMC "
  217 
  218 /*
  219  * Model-specific registers for the i386 family
  220  */
  221 #define MSR_P5_MC_ADDR          0x000
  222 #define MSR_P5_MC_TYPE          0x001
  223 #define MSR_TSC                 0x010
  224 #define MSR_P5_CESR             0x011
  225 #define MSR_P5_CTR0             0x012
  226 #define MSR_P5_CTR1             0x013
  227 #define MSR_IA32_PLATFORM_ID    0x017
  228 #define MSR_APICBASE            0x01b
  229 #define MSR_EBL_CR_POWERON      0x02a
  230 #define MSR_TEST_CTL            0x033
  231 #define MSR_BIOS_UPDT_TRIG      0x079
  232 #define MSR_BBL_CR_D0           0x088
  233 #define MSR_BBL_CR_D1           0x089
  234 #define MSR_BBL_CR_D2           0x08a
  235 #define MSR_BIOS_SIGN           0x08b
  236 #define MSR_PERFCTR0            0x0c1
  237 #define MSR_PERFCTR1            0x0c2
  238 #define MSR_IA32_EXT_CONFIG     0x0ee   /* Undocumented. Core Solo/Duo only */
  239 #define MSR_MTRRcap             0x0fe
  240 #define MSR_BBL_CR_ADDR         0x116
  241 #define MSR_BBL_CR_DECC         0x118
  242 #define MSR_BBL_CR_CTL          0x119
  243 #define MSR_BBL_CR_TRIG         0x11a
  244 #define MSR_BBL_CR_BUSY         0x11b
  245 #define MSR_BBL_CR_CTL3         0x11e
  246 #define MSR_SYSENTER_CS_MSR     0x174
  247 #define MSR_SYSENTER_ESP_MSR    0x175
  248 #define MSR_SYSENTER_EIP_MSR    0x176
  249 #define MSR_MCG_CAP             0x179
  250 #define MSR_MCG_STATUS          0x17a
  251 #define MSR_MCG_CTL             0x17b
  252 #define MSR_EVNTSEL0            0x186
  253 #define MSR_EVNTSEL1            0x187
  254 #define MSR_THERM_CONTROL       0x19a
  255 #define MSR_THERM_INTERRUPT     0x19b
  256 #define MSR_THERM_STATUS        0x19c
  257 #define MSR_IA32_MISC_ENABLE    0x1a0
  258 #define MSR_DEBUGCTLMSR         0x1d9
  259 #define MSR_LASTBRANCHFROMIP    0x1db
  260 #define MSR_LASTBRANCHTOIP      0x1dc
  261 #define MSR_LASTINTFROMIP       0x1dd
  262 #define MSR_LASTINTTOIP         0x1de
  263 #define MSR_ROB_CR_BKUPTMPDR6   0x1e0
  264 #define MSR_MTRRVarBase         0x200
  265 #define MSR_MTRR64kBase         0x250
  266 #define MSR_MTRR16kBase         0x258
  267 #define MSR_MTRR4kBase          0x268
  268 #define MSR_PAT                 0x277
  269 #define MSR_MTRRdefType         0x2ff
  270 #define MSR_MC0_CTL             0x400
  271 #define MSR_MC0_STATUS          0x401
  272 #define MSR_MC0_ADDR            0x402
  273 #define MSR_MC0_MISC            0x403
  274 #define MSR_MC1_CTL             0x404
  275 #define MSR_MC1_STATUS          0x405
  276 #define MSR_MC1_ADDR            0x406
  277 #define MSR_MC1_MISC            0x407
  278 #define MSR_MC2_CTL             0x408
  279 #define MSR_MC2_STATUS          0x409
  280 #define MSR_MC2_ADDR            0x40a
  281 #define MSR_MC2_MISC            0x40b
  282 #define MSR_MC3_CTL             0x40c
  283 #define MSR_MC3_STATUS          0x40d
  284 #define MSR_MC3_ADDR            0x40e
  285 #define MSR_MC3_MISC            0x40f
  286 #define MSR_MC4_CTL             0x410
  287 #define MSR_MC4_STATUS          0x411
  288 #define MSR_MC4_ADDR            0x412
  289 #define MSR_MC4_MISC            0x413
  290 
  291 /*
  292  * Constants related to MSR's.
  293  */
  294 #define APICBASE_RESERVED       0x000006ff
  295 #define APICBASE_BSP            0x00000100
  296 #define APICBASE_ENABLED        0x00000800
  297 #define APICBASE_ADDRESS        0xfffff000
  298 
  299 /*
  300  * PAT modes.
  301  */
  302 #define PAT_UNCACHEABLE         0x00
  303 #define PAT_WRITE_COMBINING     0x01
  304 #define PAT_WRITE_THROUGH       0x04
  305 #define PAT_WRITE_PROTECTED     0x05
  306 #define PAT_WRITE_BACK          0x06
  307 #define PAT_UNCACHED            0x07
  308 #define PAT_VALUE(i, m)         ((long long)(m) << (8 * (i)))
  309 #define PAT_MASK(i)             PAT_VALUE(i, 0xff)
  310 
  311 /*
  312  * Constants related to MTRRs
  313  */
  314 #define MTRR_UNCACHEABLE        0x00
  315 #define MTRR_WRITE_COMBINING    0x01
  316 #define MTRR_WRITE_THROUGH      0x04
  317 #define MTRR_WRITE_PROTECTED    0x05
  318 #define MTRR_WRITE_BACK         0x06
  319 #define MTRR_N64K               8       /* numbers of fixed-size entries */
  320 #define MTRR_N16K               16
  321 #define MTRR_N4K                64
  322 #define MTRR_CAP_WC             0x0000000000000400ULL
  323 #define MTRR_CAP_FIXED          0x0000000000000100ULL
  324 #define MTRR_CAP_VCNT           0x00000000000000ffULL
  325 #define MTRR_DEF_ENABLE         0x0000000000000800ULL
  326 #define MTRR_DEF_FIXED_ENABLE   0x0000000000000400ULL
  327 #define MTRR_DEF_TYPE           0x00000000000000ffULL
  328 #define MTRR_PHYSBASE_PHYSBASE  0x000ffffffffff000ULL
  329 #define MTRR_PHYSBASE_TYPE      0x00000000000000ffULL
  330 #define MTRR_PHYSMASK_PHYSMASK  0x000ffffffffff000ULL
  331 #define MTRR_PHYSMASK_VALID     0x0000000000000800ULL
  332 
  333 /*
  334  * Cyrix configuration registers, accessible as IO ports.
  335  */
  336 #define CCR0                    0xc0    /* Configuration control register 0 */
  337 #define CCR0_NC0                0x01    /* First 64K of each 1M memory region is
  338                                                                    non-cacheable */
  339 #define CCR0_NC1                0x02    /* 640K-1M region is non-cacheable */
  340 #define CCR0_A20M               0x04    /* Enables A20M# input pin */
  341 #define CCR0_KEN                0x08    /* Enables KEN# input pin */
  342 #define CCR0_FLUSH              0x10    /* Enables FLUSH# input pin */
  343 #define CCR0_BARB               0x20    /* Flushes internal cache when entering hold
  344                                                                    state */
  345 #define CCR0_CO                 0x40    /* Cache org: 1=direct mapped, 0=2x set
  346                                                                    assoc */
  347 #define CCR0_SUSPEND    0x80    /* Enables SUSP# and SUSPA# pins */
  348 
  349 #define CCR1                    0xc1    /* Configuration control register 1 */
  350 #define CCR1_RPL                0x01    /* Enables RPLSET and RPLVAL# pins */
  351 #define CCR1_SMI                0x02    /* Enables SMM pins */
  352 #define CCR1_SMAC               0x04    /* System management memory access */
  353 #define CCR1_MMAC               0x08    /* Main memory access */
  354 #define CCR1_NO_LOCK    0x10    /* Negate LOCK# */
  355 #define CCR1_SM3                0x80    /* SMM address space address region 3 */
  356 
  357 #define CCR2                    0xc2
  358 #define CCR2_WB                 0x02    /* Enables WB cache interface pins */
  359 #define CCR2_SADS               0x02    /* Slow ADS */
  360 #define CCR2_LOCK_NW    0x04    /* LOCK NW Bit */
  361 #define CCR2_SUSP_HLT   0x08    /* Suspend on HALT */
  362 #define CCR2_WT1                0x10    /* WT region 1 */
  363 #define CCR2_WPR1               0x10    /* Write-protect region 1 */
  364 #define CCR2_BARB               0x20    /* Flushes write-back cache when entering
  365                                                                    hold state. */
  366 #define CCR2_BWRT               0x40    /* Enables burst write cycles */
  367 #define CCR2_USE_SUSP   0x80    /* Enables suspend pins */
  368 
  369 #define CCR3                    0xc3
  370 #define CCR3_SMILOCK    0x01    /* SMM register lock */
  371 #define CCR3_NMI                0x02    /* Enables NMI during SMM */
  372 #define CCR3_LINBRST    0x04    /* Linear address burst cycles */
  373 #define CCR3_SMMMODE    0x08    /* SMM Mode */
  374 #define CCR3_MAPEN0             0x10    /* Enables Map0 */
  375 #define CCR3_MAPEN1             0x20    /* Enables Map1 */
  376 #define CCR3_MAPEN2             0x40    /* Enables Map2 */
  377 #define CCR3_MAPEN3             0x80    /* Enables Map3 */
  378 
  379 #define CCR4                    0xe8
  380 #define CCR4_IOMASK             0x07
  381 #define CCR4_MEM                0x08    /* Enables momory bypassing */
  382 #define CCR4_DTE                0x10    /* Enables directory table entry cache */
  383 #define CCR4_FASTFPE    0x20    /* Fast FPU exception */
  384 #define CCR4_CPUID              0x80    /* Enables CPUID instruction */
  385 
  386 #define CCR5                    0xe9
  387 #define CCR5_WT_ALLOC   0x01    /* Write-through allocate */
  388 #define CCR5_SLOP               0x02    /* LOOP instruction slowed down */
  389 #define CCR5_LBR1               0x10    /* Local bus region 1 */
  390 #define CCR5_ARREN              0x20    /* Enables ARR region */
  391 
  392 #define CCR6                    0xea
  393 
  394 #define CCR7                    0xeb
  395 
  396 /* Performance Control Register (5x86 only). */
  397 #define PCR0                    0x20
  398 #define PCR0_RSTK               0x01    /* Enables return stack */
  399 #define PCR0_BTB                0x02    /* Enables branch target buffer */
  400 #define PCR0_LOOP               0x04    /* Enables loop */
  401 #define PCR0_AIS                0x08    /* Enables all instrcutions stalled to
  402                                                                    serialize pipe. */
  403 #define PCR0_MLR                0x10    /* Enables reordering of misaligned loads */
  404 #define PCR0_BTBRT              0x40    /* Enables BTB test register. */
  405 #define PCR0_LSSER              0x80    /* Disable reorder */
  406 
  407 /* Device Identification Registers */
  408 #define DIR0                    0xfe
  409 #define DIR1                    0xff
  410 
  411 /*
  412  * Machine Check register constants.
  413  */
  414 #define MCG_CAP_COUNT           0x000000ff
  415 #define MCG_CAP_CTL_P           0x00000100
  416 #define MCG_CAP_EXT_P           0x00000200
  417 #define MCG_CAP_TES_P           0x00000800
  418 #define MCG_CAP_EXT_CNT         0x00ff0000
  419 #define MCG_STATUS_RIPV         0x00000001
  420 #define MCG_STATUS_EIPV         0x00000002
  421 #define MCG_STATUS_MCIP         0x00000004
  422 #define MCG_CTL_ENABLE          0xffffffffffffffffUL
  423 #define MCG_CTL_DISABLE         0x0000000000000000UL
  424 #define MSR_MC_CTL(x)           (MSR_MC0_CTL + (x) * 4)
  425 #define MSR_MC_STATUS(x)        (MSR_MC0_STATUS + (x) * 4)
  426 #define MSR_MC_ADDR(x)          (MSR_MC0_ADDR + (x) * 4)
  427 #define MSR_MC_MISC(x)          (MSR_MC0_MISC + (x) * 4)
  428 #define MC_STATUS_MCA_ERROR     0x000000000000ffffUL
  429 #define MC_STATUS_MODEL_ERROR   0x00000000ffff0000UL
  430 #define MC_STATUS_OTHER_INFO    0x01ffffff00000000UL
  431 #define MC_STATUS_PCC           0x0200000000000000UL
  432 #define MC_STATUS_ADDRV         0x0400000000000000UL
  433 #define MC_STATUS_MISCV         0x0800000000000000UL
  434 #define MC_STATUS_EN            0x1000000000000000UL
  435 #define MC_STATUS_UC            0x2000000000000000UL
  436 #define MC_STATUS_OVER          0x4000000000000000UL
  437 #define MC_STATUS_VAL           0x8000000000000000UL
  438 
  439 /*
  440  * The following four 3-byte registers control the non-cacheable regions.
  441  * These registers must be written as three separate bytes.
  442  *
  443  * NCRx+0: A31-A24 of starting address
  444  * NCRx+1: A23-A16 of starting address
  445  * NCRx+2: A15-A12 of starting address | NCR_SIZE_xx.
  446  *
  447  * The non-cacheable region's starting address must be aligned to the
  448  * size indicated by the NCR_SIZE_xx field.
  449  */
  450 #define NCR1    0xc4
  451 #define NCR2    0xc7
  452 #define NCR3    0xca
  453 #define NCR4    0xcd
  454 
  455 #define NCR_SIZE_0K     0
  456 #define NCR_SIZE_4K     1
  457 #define NCR_SIZE_8K     2
  458 #define NCR_SIZE_16K    3
  459 #define NCR_SIZE_32K    4
  460 #define NCR_SIZE_64K    5
  461 #define NCR_SIZE_128K   6
  462 #define NCR_SIZE_256K   7
  463 #define NCR_SIZE_512K   8
  464 #define NCR_SIZE_1M     9
  465 #define NCR_SIZE_2M     10
  466 #define NCR_SIZE_4M     11
  467 #define NCR_SIZE_8M     12
  468 #define NCR_SIZE_16M    13
  469 #define NCR_SIZE_32M    14
  470 #define NCR_SIZE_4G     15
  471 
  472 /*
  473  * The address region registers are used to specify the location and
  474  * size for the eight address regions.
  475  *
  476  * ARRx + 0: A31-A24 of start address
  477  * ARRx + 1: A23-A16 of start address
  478  * ARRx + 2: A15-A12 of start address | ARR_SIZE_xx
  479  */
  480 #define ARR0    0xc4
  481 #define ARR1    0xc7
  482 #define ARR2    0xca
  483 #define ARR3    0xcd
  484 #define ARR4    0xd0
  485 #define ARR5    0xd3
  486 #define ARR6    0xd6
  487 #define ARR7    0xd9
  488 
  489 #define ARR_SIZE_0K             0
  490 #define ARR_SIZE_4K             1
  491 #define ARR_SIZE_8K             2
  492 #define ARR_SIZE_16K    3
  493 #define ARR_SIZE_32K    4
  494 #define ARR_SIZE_64K    5
  495 #define ARR_SIZE_128K   6
  496 #define ARR_SIZE_256K   7
  497 #define ARR_SIZE_512K   8
  498 #define ARR_SIZE_1M             9
  499 #define ARR_SIZE_2M             10
  500 #define ARR_SIZE_4M             11
  501 #define ARR_SIZE_8M             12
  502 #define ARR_SIZE_16M    13
  503 #define ARR_SIZE_32M    14
  504 #define ARR_SIZE_4G             15
  505 
  506 /*
  507  * The region control registers specify the attributes associated with
  508  * the ARRx addres regions.
  509  */
  510 #define RCR0    0xdc
  511 #define RCR1    0xdd
  512 #define RCR2    0xde
  513 #define RCR3    0xdf
  514 #define RCR4    0xe0
  515 #define RCR5    0xe1
  516 #define RCR6    0xe2
  517 #define RCR7    0xe3
  518 
  519 #define RCR_RCD 0x01    /* Disables caching for ARRx (x = 0-6). */
  520 #define RCR_RCE 0x01    /* Enables caching for ARR7. */
  521 #define RCR_WWO 0x02    /* Weak write ordering. */
  522 #define RCR_WL  0x04    /* Weak locking. */
  523 #define RCR_WG  0x08    /* Write gathering. */
  524 #define RCR_WT  0x10    /* Write-through. */
  525 #define RCR_NLB 0x20    /* LBA# pin is not asserted. */
  526 
  527 /* AMD Write Allocate Top-Of-Memory and Control Register */
  528 #define AMD_WT_ALLOC_TME        0x40000 /* top-of-memory enable */
  529 #define AMD_WT_ALLOC_PRE        0x20000 /* programmable range enable */
  530 #define AMD_WT_ALLOC_FRE        0x10000 /* fixed (A0000-FFFFF) range enable */
  531 
  532 /* AMD64 MSR's */
  533 #define MSR_EFER        0xc0000080      /* extended features */
  534 #define MSR_K8_UCODE_UPDATE     0xc0010020      /* update microcode */
  535 
  536 /* VIA ACE crypto featureset: for via_feature_rng */
  537 #define VIA_HAS_RNG             1       /* cpu has RNG */
  538 
  539 /* VIA ACE crypto featureset: for via_feature_xcrypt */
  540 #define VIA_HAS_AES             1       /* cpu has AES */
  541 #define VIA_HAS_SHA             2       /* cpu has SHA1 & SHA256 */
  542 #define VIA_HAS_MM              4       /* cpu has RSA instructions */
  543 #define VIA_HAS_AESCTR          8       /* cpu has AES-CTR instructions */
  544 
  545 /* Centaur Extended Feature flags */
  546 #define VIA_CPUID_HAS_RNG       0x000004
  547 #define VIA_CPUID_DO_RNG        0x000008
  548 #define VIA_CPUID_HAS_ACE       0x000040
  549 #define VIA_CPUID_DO_ACE        0x000080
  550 #define VIA_CPUID_HAS_ACE2      0x000100
  551 #define VIA_CPUID_DO_ACE2       0x000200
  552 #define VIA_CPUID_HAS_PHE       0x000400
  553 #define VIA_CPUID_DO_PHE        0x000800
  554 #define VIA_CPUID_HAS_PMM       0x001000
  555 #define VIA_CPUID_DO_PMM        0x002000
  556 
  557 /* VIA ACE xcrypt-* instruction context control options */
  558 #define VIA_CRYPT_CWLO_ROUND_M          0x0000000f
  559 #define VIA_CRYPT_CWLO_ALG_M            0x00000070
  560 #define VIA_CRYPT_CWLO_ALG_AES          0x00000000
  561 #define VIA_CRYPT_CWLO_KEYGEN_M         0x00000080
  562 #define VIA_CRYPT_CWLO_KEYGEN_HW        0x00000000
  563 #define VIA_CRYPT_CWLO_KEYGEN_SW        0x00000080
  564 #define VIA_CRYPT_CWLO_NORMAL           0x00000000
  565 #define VIA_CRYPT_CWLO_INTERMEDIATE     0x00000100
  566 #define VIA_CRYPT_CWLO_ENCRYPT          0x00000000
  567 #define VIA_CRYPT_CWLO_DECRYPT          0x00000200
  568 #define VIA_CRYPT_CWLO_KEY128           0x0000000a      /* 128bit, 10 rds */
  569 #define VIA_CRYPT_CWLO_KEY192           0x0000040c      /* 192bit, 12 rds */
  570 #define VIA_CRYPT_CWLO_KEY256           0x0000080e      /* 256bit, 15 rds */
  571 
  572 #endif /* !_MACHINE_SPECIALREG_H_ */

Cache object: 8c2af3b1853c08acde40335ca1152f61


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.