FreeBSD/Linux Kernel Cross Reference
sys/i386/isa/icu.h
1 /*-
2 * Copyright (c) 1990 The Regents of the University of California.
3 * All rights reserved.
4 *
5 * This code is derived from software contributed to Berkeley by
6 * William Jolitz.
7 *
8 * Redistribution and use in source and binary forms, with or without
9 * modification, are permitted provided that the following conditions
10 * are met:
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
16 * 3. All advertising materials mentioning features or use of this software
17 * must display the following acknowledgement:
18 * This product includes software developed by the University of
19 * California, Berkeley and its contributors.
20 * 4. Neither the name of the University nor the names of its contributors
21 * may be used to endorse or promote products derived from this software
22 * without specific prior written permission.
23 *
24 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
25 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
30 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
31 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
32 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
33 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
34 * SUCH DAMAGE.
35 *
36 * from: @(#)icu.h 5.6 (Berkeley) 5/9/91
37 * $FreeBSD: releng/5.0/sys/i386/isa/icu.h 93945 2002-04-06 08:25:05Z nyan $
38 */
39
40 /*
41 * AT/386 Interrupt Control constants
42 * W. Jolitz 8/89
43 */
44
45 #ifndef _I386_ISA_ICU_H_
46 #define _I386_ISA_ICU_H_
47
48 #ifndef LOCORE
49
50 /*
51 * Note:
52 * Most of the SMP equivilants of the icu macros are coded
53 * elsewhere in an MP-safe fashion.
54 * In particular note that the 'imen' variable is opaque.
55 * DO NOT access imen directly, use INTREN()/INTRDIS().
56 */
57
58 void INTREN(u_int);
59 void INTRDIS(u_int);
60
61 #ifdef APIC_IO
62 extern unsigned apic_imen; /* APIC interrupt mask enable */
63 #else
64 extern unsigned imen; /* interrupt mask enable */
65 #endif
66
67 #endif /* LOCORE */
68
69
70 #ifdef APIC_IO
71 /*
72 * Note: The APIC uses different values for IRQxxx.
73 * Unfortunately many drivers use the 8259 values as indexes
74 * into tables, etc. The APIC equivilants are kept as APIC_IRQxxx.
75 * The 8259 versions have to be used in SMP for legacy operation
76 * of the drivers.
77 */
78 #endif /* APIC_IO */
79
80 /*
81 * Interrupt enable bits - in normal order of priority (which we change)
82 */
83 #ifdef PC98
84 #define IRQ0 0x0001
85 #define IRQ1 0x0002
86 #define IRQ2 0x0004
87 #define IRQ3 0x0008
88 #define IRQ4 0x0010
89 #define IRQ5 0x0020
90 #define IRQ6 0x0040
91 #define IRQ7 0x0080
92 #define IRQ_SLAVE 0x0080
93 #define IRQ8 0x0100
94 #define IRQ9 0x0200
95 #define IRQ10 0x0400
96 #define IRQ11 0x0800
97 #define IRQ12 0x1000
98 #define IRQ13 0x2000
99 #define IRQ14 0x4000
100 #define IRQ15 0x8000
101 #else
102 #define IRQ0 0x0001 /* highest priority - timer */
103 #define IRQ1 0x0002
104 #define IRQ_SLAVE 0x0004
105 #define IRQ8 0x0100
106 #define IRQ9 0x0200
107 #define IRQ2 IRQ9
108 #define IRQ10 0x0400
109 #define IRQ11 0x0800
110 #define IRQ12 0x1000
111 #define IRQ13 0x2000
112 #define IRQ14 0x4000
113 #define IRQ15 0x8000
114 #define IRQ3 0x0008 /* this is highest after rotation */
115 #define IRQ4 0x0010
116 #define IRQ5 0x0020
117 #define IRQ6 0x0040
118 #define IRQ7 0x0080 /* lowest - parallel printer */
119 #endif
120
121 /*
122 * Interrupt Control offset into Interrupt descriptor table (IDT)
123 */
124 #define ICU_OFFSET 32 /* 0-31 are processor exceptions */
125
126 #ifdef PC98
127 #define ICU_IMR_OFFSET 2
128 #define ICU_SLAVEID 7
129 #else
130 #define ICU_IMR_OFFSET 1
131 #define ICU_SLAVEID 2
132 #endif
133 #define ICU_EOI 0x20
134
135 #ifdef APIC_IO
136
137 /* 32-47: ISA IRQ0-IRQ15, 48-63: IO APIC IRQ16-IRQ31 */
138 #define ICU_LEN 32
139 #define HWI_MASK 0xffffffff /* bits for h/w interrupts */
140 #define NHWI 32
141
142 #else
143
144 #define ICU_LEN 16 /* 32-47 are ISA interrupts */
145 #define HWI_MASK 0xffff /* bits for h/w interrupts */
146 #define NHWI 16
147
148 #endif /* APIC_IO */
149
150 #define INTRCNT_COUNT (1 + ICU_LEN + 2 * ICU_LEN)
151
152 #endif /* !_I386_ISA_ICU_H_ */
Cache object: b835b69809314b632cd4676e0c555b99
|