1 /* $NetBSD: uart.h,v 1.1 2007/03/20 08:52:02 dyoung Exp $ */
2
3 /*-
4 * Copyright (c) 2007 Ruslan Ermilov and Vsevolod Lobko.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or
8 * without modification, are permitted provided that the following
9 * conditions are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above
13 * copyright notice, this list of conditions and the following
14 * disclaimer in the documentation and/or other materials provided
15 * with the distribution.
16 * 3. The names of the authors may not be used to endorse or promote
17 * products derived from this software without specific prior
18 * written permission.
19 *
20 * THIS SOFTWARE IS PROVIDED BY THE AUTHORS ``AS IS'' AND ANY
21 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
22 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
23 * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHORS
24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
25 * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
26 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
27 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
29 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
30 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
31 * OF SUCH DAMAGE.
32 *
33 * $FreeBSD: releng/8.0/sys/mips/adm5120/uart_dev_adm5120.h 178173 2008-04-13 07:44:55Z imp $
34 */
35 #ifndef _ADMUART_H
36 #define _ADMUART_H
37 /* UART registers */
38 #define UART_DR_REG 0x00
39 #define UART_RSR_REG 0x04
40 #define UART_RSR_FE 0x01
41 #define UART_RSR_PE 0x02
42 #define UART_RSR_BE 0x04
43 #define UART_RSR_OE 0x08
44 #define UART_ECR_REG 0x04
45 #define UART_ECR_RSR 0x80
46 #define UART_LCR_H_REG 0x08
47 #define UART_LCR_H_FEN 0x10
48 #define UART_LCR_M_REG 0x0c
49 #define UART_LCR_L_REG 0x10
50 #define UART_CR_REG 0x14
51 #define UART_CR_PORT_EN 0x01
52 #define UART_CR_SIREN 0x02
53 #define UART_CR_SIRLP 0x04
54 #define UART_CR_MODEM_STATUS_INT_EN 0x08
55 #define UART_CR_RX_INT_EN 0x10
56 #define UART_CR_TX_INT_EN 0x20
57 #define UART_CR_RX_TIMEOUT_INT_EN 0x40
58 #define UART_CR_LOOPBACK_EN 0x80
59 #define UART_FR_REG 0x18
60 #define UART_FR_CTS 0x01
61 #define UART_FR_DSR 0x02
62 #define UART_FR_DCD 0x04
63 #define UART_FR_BUSY 0x08
64 #define UART_FR_RX_FIFO_EMPTY 0x10
65 #define UART_FR_TX_FIFO_FULL 0x20
66 #define UART_FR_RX_FIFO_FULL 0x40
67 #define UART_FR_TX_FIFO_EMPTY 0x80
68 #define UART_IR_REG 0x1c
69 #define UART_IR_MODEM_STATUS_INT 0x01
70 #define UART_IR_RX_INT 0x02
71 #define UART_IR_TX_INT 0x04
72 #define UART_IR_RX_TIMEOUT_INT 0x08
73 #define UART_IR_INT_MASK 0x0f
74 #define UART_IR_UICR 0x80
75 #define UART_ILPR_REG 0x20
76
77 /* UART interrupts */
78
79 int uart_cnattach(void);
80 #endif /* _ADMUART_H */
Cache object: a4c3df302b50c11c2cdcfd57279655dd
|