Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]
FreeBSD/Linux Kernel Cross Reference
sys/mips/alchemy/aureg.h
Version:
- FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10
SearchContext: - none - 3 - 10
1 /* $NetBSD: aureg.h,v 1.18 2006/10/02 06:44:00 gdamore Exp $ */ 2 3 /*- 4 * SPDX-License-Identifier: BSD-4-Clause 5 * 6 * Copyright 2002 Wasabi Systems, Inc. 7 * All rights reserved. 8 * 9 * Written by Simon Burge for Wasabi Systems, Inc. 10 * 11 * Redistribution and use in source and binary forms, with or without 12 * modification, are permitted provided that the following conditions 13 * are met: 14 * 1. Redistributions of source code must retain the above copyright 15 * notice, this list of conditions and the following disclaimer. 16 * 2. Redistributions in binary form must reproduce the above copyright 17 * notice, this list of conditions and the following disclaimer in the 18 * documentation and/or other materials provided with the distribution. 19 * 3. All advertising materials mentioning features or use of this software 20 * must display the following acknowledgement: 21 * This product includes software developed for the NetBSD Project by 22 * Wasabi Systems, Inc. 23 * 4. The name of Wasabi Systems, Inc. may not be used to endorse 24 * or promote products derived from this software without specific prior 25 * written permission. 26 * 27 * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND 28 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 29 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 30 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC 31 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 32 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 33 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 34 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 35 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 36 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 37 * POSSIBILITY OF SUCH DAMAGE. 38 * 39 * $FreeBSD: releng/11.2/sys/mips/alchemy/aureg.h 330897 2018-03-14 03:19:51Z eadler $ 40 */ 41 42 #ifndef _MIPS_ALCHEMY_AUREG_H 43 #define _MIPS_ALCHEMY_AUREG_H 44 45 /************************************************************************/ 46 /******************** AC97 Controller registers *********************/ 47 /************************************************************************/ 48 #define AC97_BASE 0x10000000 49 50 /************************************************************************/ 51 /*********************** USB Host registers *************************/ 52 /************************************************************************/ 53 #define USBH_BASE 0x10100000 54 #define AU1550_USBH_BASE 0x14020000 55 56 #define USBH_ENABLE 0x7fffc 57 #define USBH_SIZE 0x100000 58 59 #define AU1550_USBH_ENABLE 0x7ffc 60 #define AU1550_USBH_SIZE 0x60000 61 62 /************************************************************************/ 63 /********************** USB Device registers ************************/ 64 /************************************************************************/ 65 #define USBD_BASE 0x10200000 66 67 /************************************************************************/ 68 /************************* IRDA registers ***************************/ 69 /************************************************************************/ 70 #define IRDA_BASE 0x10300000 71 72 /************************************************************************/ 73 /****************** Interrupt Controller registers ******************/ 74 /************************************************************************/ 75 76 #define IC0_BASE 0x10400000 77 #define IC1_BASE 0x11800000 78 79 /* 80 * The *_READ registers read the current value of the register 81 * The *_SET registers set to 1 all bits that are written 1 82 * The *_CLEAR registers clear to zero all bits that are written as 1 83 */ 84 #define IC_CONFIG0_READ 0x40 /* See table below */ 85 #define IC_CONFIG0_SET 0x40 86 #define IC_CONFIG0_CLEAR 0x44 87 88 #define IC_CONFIG1_READ 0x48 /* See table below */ 89 #define IC_CONFIG1_SET 0x48 90 #define IC_CONFIG1_CLEAR 0x4c 91 92 #define IC_CONFIG2_READ 0x50 /* See table below */ 93 #define IC_CONFIG2_SET 0x50 94 #define IC_CONFIG2_CLEAR 0x54 95 96 #define IC_REQUEST0_INT 0x54 /* Show active interrupts on request 0 */ 97 98 #define IC_SOURCE_READ 0x58 /* Interrupt source */ 99 #define IC_SOURCE_SET 0x58 /* 0 - test bit used as source */ 100 #define IC_SOURCE_CLEAR 0x5c /* 1 - peripheral/GPIO used as source */ 101 102 #define IC_REQUEST1_INT 0x5c /* Show active interrupts on request 1 */ 103 104 #define IC_ASSIGN_REQUEST_READ 0x60 /* Assigns the interrupt to one of the */ 105 #define IC_ASSIGN_REQUEST_SET 0x60 /* CPU requests (0 - assign to request 1, */ 106 #define IC_ASSIGN_REQUEST_CLEAR 0x64 /* 1 - assign to request 0) */ 107 108 #define IC_WAKEUP_READ 0x68 /* Controls whether the interrupt can */ 109 #define IC_WAKEUP_SET 0x68 /* cause a wakeup from IDLE */ 110 #define IC_WAKEUP_CLEAR 0x6c 111 112 #define IC_MASK_READ 0x70 /* Enables/Disables the interrupt */ 113 #define IC_MASK_SET 0x70 114 #define IC_MASK_CLEAR 0x74 115 116 #define IC_RISING_EDGE 0x78 /* Check/clear rising edge */ 117 118 #define IC_FALLING_EDGE 0x7c /* Check/clear falling edge */ 119 120 #define IC_TEST_BIT 0x80 /* single bit source select */ 121 122 /* 123 * Interrupt Configuration Register Functions 124 * 125 * Cfg2[n] Cfg1[n] Cfg0[n] Function 126 * 0 0 0 Interrupts Disabled 127 * 0 0 1 Rising Edge Enabled 128 * 0 1 0 Falling Edge Enabled 129 * 0 1 1 Rising and Falling Edge Enabled 130 * 1 0 0 Interrupts Disabled 131 * 1 0 1 High Level Enabled 132 * 1 1 0 Low Level Enabled 133 * 1 1 1 Both Levels and Both Edges Enabled 134 */ 135 136 /************************************************************************/ 137 /************* Programable Serial Controller registers **************/ 138 /************************************************************************/ 139 140 #define PSC0_BASE 0x11A00000 141 #define PSC1_BASE 0x11B00000 142 #define PSC2_BASE 0x10A00000 143 #define PSC3_BASE 0x10B00000 144 145 146 /************************************************************************/ 147 /********************** Ethernet MAC registers **********************/ 148 /************************************************************************/ 149 150 #define MAC0_BASE 0x10500000 151 #define MAC1_BASE 0x10510000 152 #define MACx_SIZE 0x28 153 154 #define AU1500_MAC0_BASE 0x11500000 /* Grr, different on Au1500 */ 155 #define AU1500_MAC1_BASE 0x11510000 /* Grr, different on Au1500 */ 156 157 #define MAC0_ENABLE 0x10520000 158 #define MAC1_ENABLE 0x10520004 159 #define MACENx_SIZE 0x04 160 161 #define AU1500_MAC0_ENABLE 0x11520000 /* Grr, different on Au1500 */ 162 #define AU1500_MAC1_ENABLE 0x11520004 /* Grr, different on Au1500 */ 163 164 #define MAC0_DMA_BASE 0x14004000 165 #define MAC1_DMA_BASE 0x14004200 166 #define MACx_DMA_SIZE 0x140 167 168 /************************************************************************/ 169 /********************** Static Bus registers ************************/ 170 /************************************************************************/ 171 #define STATIC_BUS_BASE 0x14001000 172 173 /************************************************************************/ 174 /******************** Secure Digital registers **********************/ 175 /************************************************************************/ 176 #define SD0_BASE 0x10600000 177 #define SD1_BASE 0x10680000 178 179 /************************************************************************/ 180 /************************* I^2S registers ***************************/ 181 /************************************************************************/ 182 #define I2S_BASE 0x11000000 183 184 /************************************************************************/ 185 /************************** UART registers **************************/ 186 /************************************************************************/ 187 188 #define UART0_BASE 0x11100000 189 #define UART1_BASE 0x11200000 190 #define UART2_BASE 0x11300000 191 #define UART3_BASE 0x11400000 192 193 /************************************************************************/ 194 /************************* SSI registers ****************************/ 195 /************************************************************************/ 196 #define SSI0_BASE 0x11600000 197 #define SSI1_BASE 0x11680000 198 199 /************************************************************************/ 200 /************************ GPIO2 registers ***************************/ 201 /************************************************************************/ 202 #define GPIO_BASE 0x11900100 203 204 /************************************************************************/ 205 /************************ GPIO2 registers ***************************/ 206 /************************************************************************/ 207 #define GPIO2_BASE 0x11700000 208 209 /************************************************************************/ 210 /************************* PCI registers ****************************/ 211 /************************************************************************/ 212 #define PCI_BASE 0x14005000 213 #define PCI_HEADER 0x14005100 214 #define PCI_MEM_BASE 0x400000000ULL 215 #define PCI_IO_BASE 0x500000000ULL 216 #define PCI_CONFIG_BASE 0x600000000ULL 217 218 /************************************************************************/ 219 /*********************** PCMCIA registers ***************************/ 220 /************************************************************************/ 221 #define PCMCIA_BASE 0xF00000000ULL 222 223 /************************************************************************/ 224 /****************** Programmable Counter registers ******************/ 225 /************************************************************************/ 226 227 #define SYS_BASE 0x11900000 228 229 #define PC_BASE SYS_BASE 230 231 #define PC_TRIM0 0x00 /* PC0 Divide (16 bits) */ 232 #define PC_COUNTER_WRITE0 0x04 /* set PC0 */ 233 #define PC_MATCH0_0 0x08 /* match counter & interrupt */ 234 #define PC_MATCH1_0 0x0c /* match counter & interrupt */ 235 #define PC_MATCH2_0 0x10 /* match counter & interrupt */ 236 #define PC_COUNTER_CONTROL 0x14 /* Programmable Counter Control */ 237 #define CC_E1S 0x00800000 /* Enable PC1 write status */ 238 #define CC_T1S 0x00100000 /* Trim PC1 write status */ 239 #define CC_M21 0x00080000 /* Match 2 of PC1 write status */ 240 #define CC_M11 0x00040000 /* Match 1 of PC1 write status */ 241 #define CC_M01 0x00020000 /* Match 0 of PC1 write status */ 242 #define CC_C1S 0x00010000 /* PC1 write status */ 243 #define CC_BP 0x00004000 /* Bypass OSC (use GPIO1) */ 244 #define CC_EN1 0x00002000 /* Enable PC1 */ 245 #define CC_BT1 0x00001000 /* Bypass Trim on PC1 */ 246 #define CC_EN0 0x00000800 /* Enable PC0 */ 247 #define CC_BT0 0x00000400 /* Bypass Trim on PC0 */ 248 #define CC_EO 0x00000100 /* Enable Oscillator */ 249 #define CC_E0S 0x00000080 /* Enable PC0 write status */ 250 #define CC_32S 0x00000020 /* 32.768kHz OSC status */ 251 #define CC_T0S 0x00000010 /* Trim PC0 write status */ 252 #define CC_M20 0x00000008 /* Match 2 of PC0 write status */ 253 #define CC_M10 0x00000004 /* Match 1 of PC0 write status */ 254 #define CC_M00 0x00000002 /* Match 0 of PC0 write status */ 255 #define CC_C0S 0x00000001 /* PC0 write status */ 256 #define PC_COUNTER_READ_0 0x40 /* get PC0 */ 257 #define PC_TRIM1 0x44 /* PC1 Divide (16 bits) */ 258 #define PC_COUNTER_WRITE1 0x48 /* set PC1 */ 259 #define PC_MATCH0_1 0x4c /* match counter & interrupt */ 260 #define PC_MATCH1_1 0x50 /* match counter & interrupt */ 261 #define PC_MATCH2_1 0x54 /* match counter & interrupt */ 262 #define PC_COUNTER_READ_1 0x58 /* get PC1 */ 263 264 #define PC_SIZE 0x5c /* size of register set */ 265 #define PC_RATE 32768 /* counter rate is 32.768kHz */ 266 267 /************************************************************************/ 268 /******************* Frequency Generator Registers ******************/ 269 /************************************************************************/ 270 271 #define SYS_FREQCTRL0 (SYS_BASE + 0x20) 272 #define SFC_FRDIV2(f) (f<<22) /* 29:22. Freq Divider 2 */ 273 #define SFC_FE2 (1<<21) /* Freq generator output enable 2 */ 274 #define SFC_FS2 (1<<20) /* Freq generator source 2 */ 275 #define SFC_FRDIV1(f) (f<<12) /* 19:12. Freq Divider 1 */ 276 #define SFC_FE1 (1<<11) /* Freq generator output enable 1 */ 277 #define SFC_FS1 (1<<10) /* Freq generator source 1 */ 278 #define SFC_FRDIV0(f) (f<<2) /* 9:2. Freq Divider 0 */ 279 #define SFC_FE0 2 /* Freq generator output enable 0 */ 280 #define SFC_FS0 1 /* Freq generator source 0 */ 281 282 #define SYS_FREQCTRL1 (SYS_BASE + 0x24) 283 #define SFC_FRDIV5(f) (f<<22) /* 29:22. Freq Divider 5 */ 284 #define SFC_FE5 (1<<21) /* Freq generator output enable 5 */ 285 #define SFC_FS5 (1<<20) /* Freq generator source 5 */ 286 #define SFC_FRDIV4(f) (f<<12) /* 19:12. Freq Divider 4 */ 287 #define SFC_FE4 (1<<11) /* Freq generator output enable 4 */ 288 #define SFC_FS4 (1<<10) /* Freq generator source 4 */ 289 #define SFC_FRDIV3(f) (f<<2) /* 9:2. Freq Divider 3 */ 290 #define SFC_FE3 2 /* Freq generator output enable 3 */ 291 #define SFC_FS3 1 /* Freq generator source 3 */ 292 293 /************************************************************************/ 294 /****************** Clock Source Control Registers ******************/ 295 /************************************************************************/ 296 297 #define SYS_CLKSRC (SYS_BASE + 0x28) 298 #define SCS_ME1(n) (n<<27) /* EXTCLK1 Clock Mux input select */ 299 #define SCS_ME0(n) (n<<22) /* EXTCLK0 Clock Mux input select */ 300 #define SCS_MPC(n) (n<<17) /* PCI clock mux input select */ 301 #define SCS_MUH(n) (n<<12) /* USB Host clock mux input select */ 302 #define SCS_MUD(n) (n<<7) /* USB Device clock mux input select */ 303 #define SCS_MEx_AUX 0x1 /* Aux clock */ 304 #define SCS_MEx_FREQ0 0x2 /* FREQ0 */ 305 #define SCS_MEx_FREQ1 0x3 /* FREQ1 */ 306 #define SCS_MEx_FREQ2 0x4 /* FREQ2 */ 307 #define SCS_MEx_FREQ3 0x5 /* FREQ3 */ 308 #define SCS_MEx_FREQ4 0x6 /* FREQ4 */ 309 #define SCS_MEx_FREQ5 0x7 /* FREQ5 */ 310 #define SCS_DE1 (1<<26) /* EXTCLK1 clock divider select */ 311 #define SCS_CE1 (1<<25) /* EXTCLK1 clock select */ 312 #define SCS_DE0 (1<<21) /* EXTCLK0 clock divider select */ 313 #define SCS_CE0 (1<<20) /* EXTCLK0 clock select */ 314 #define SCS_DPC (1<<16) /* PCI clock divider select */ 315 #define SCS_CPC (1<<15) /* PCI clock select */ 316 #define SCS_DUH (1<<11) /* USB Host clock divider select */ 317 #define SCS_CUH (1<<10) /* USB Host clock select */ 318 #define SCS_DUD (1<<6) /* USB Device clock divider select */ 319 #define SCS_CUD (1<<5) /* USB Device clock select */ 320 /* 321 * Au1550 bits, needed for PSCs. Note that some bits collide with 322 * earlier parts. On Au1550, USB clocks (both device and host) are 323 * shared with PSC2, and must be configured for 48MHz. DBAU1550 YAMON 324 * does this by default. Also, EXTCLK0 is shared with PSC3. DBAU1550 325 * YAMON does not configure any clocks besides PSC2. 326 */ 327 #define SCS_MP3(n) (n<<22) /* psc3_intclock mux */ 328 #define SCS_DP3 (1<<21) /* psc3_intclock divider */ 329 #define SCS_CP3 (1<<20) /* psc3_intclock select */ 330 #define SCS_MP1(n) (n<<12) /* psc1_intclock mux */ 331 #define SCS_DP1 (1<<11) /* psc1_intclock divider */ 332 #define SCS_CP1 (1<<10) /* psc1_intclock select */ 333 #define SCS_MP0(n) (n<<7) /* psc0_intclock mux */ 334 #define SCS_DP0 (1<<6) /* psc0_intclock divider */ 335 #define SCS_CP0 (1<<5) /* psc0_intclock seelct */ 336 #define SCS_MP2(n) (n<<2) /* psc2_intclock mux */ 337 #define SCS_DP2 (1<<1) /* psc2_intclock divider */ 338 #define SCS_CP2 (1<<0) /* psc2_intclock select */ 339 340 /************************************************************************/ 341 /*************************** PIN Function *****************************/ 342 /************************************************************************/ 343 344 #define SYS_PINFUNC (SYS_BASE + 0x2c) 345 #define SPF_PSC3_MASK (7<<20) 346 #define SPF_PSC3_AC97 (0<<17) /* select AC97/SPI */ 347 #define SPF_PSC3_I2S (1<<17) /* select I2S */ 348 #define SPF_PSC3_SMBUS (3<<17) /* select SMbus */ 349 #define SPF_PSC3_GPIO (7<<17) /* select gpio215:211 */ 350 #define SPF_PSC2_MASK (7<<17) 351 #define SPF_PSC2_AC97 (0<<17) /* select AC97/SPI */ 352 #define SPF_PSC2_I2S (1<<17) /* select I2S */ 353 #define SPF_PSC2_SMBUS (3<<17) /* select SMbus */ 354 #define SPF_PSC2_GPIO (7<<17) /* select gpio210:206*/ 355 #define SPF_CS (1<<16) /* extclk0 or 32kHz osc */ 356 #define SPF_USB (1<<15) /* host or device usb otg */ 357 #define SPF_U3T (1<<14) /* uart3 tx or gpio23 */ 358 #define SPF_U1R (1<<13) /* uart1 rx or gpio22 */ 359 #define SPF_U1T (1<<12) /* uart1 tx or gpio21 */ 360 #define SPF_EX1 (1<<10) /* gpio3 or extclk1 */ 361 #define SPF_EX0 (1<<9) /* gpio2 or extclk0/32kHz osc*/ 362 #define SPF_U3 (1<<7) /* gpio14:9 or uart3 */ 363 #define SPF_MBSa (1<<5) /* must be set */ 364 #define SPF_NI2 (1<<4) /* enet1 or gpio28:24 */ 365 #define SPF_U0 (1<<3) /* uart0 or gpio20 */ 366 #define SPF_MBSb (1<<2) /* must be set */ 367 #define SPF_S1 (1<<1) /* gpio17 or psc1_sync1 */ 368 #define SPF_S0 (1<<0) /* gpio16 or psc0_sync1 */ 369 370 /************************************************************************/ 371 /*************************** PLL Control *****************************/ 372 /************************************************************************/ 373 374 #define SYS_CPUPLL (SYS_BASE + 0x60) 375 #define SYS_AUXPLL (SYS_BASE + 0x64) 376 377 #endif /* _MIPS_ALCHEMY_AUREG_H */
Cache object: e8b2df6df1493c74e64aa52ebbd22dee
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]