The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/mips/atheros/ar933xreg.h

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2012 Adrian Chadd <adrian@FreeBSD.org>
    3  * All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  *
   14  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   15  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   16  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   17  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   18  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   19  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   20  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   21  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   22  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   23  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   24  * SUCH DAMAGE.
   25  *
   26  * $FreeBSD: releng/10.3/sys/mips/atheros/ar933xreg.h 249123 2013-04-05 01:35:59Z adrian $
   27  */
   28 
   29 #ifndef __AR93XX_REG_H__
   30 #define __AR93XX_REG_H__
   31 
   32 #define REV_ID_MAJOR_AR9330             0x0110
   33 #define REV_ID_MAJOR_AR9331             0x1110
   34 
   35 #define AR933X_REV_ID_REVISION_MASK     0x3
   36 
   37 #define AR933X_GPIO_COUNT               30
   38 
   39 #define AR933X_UART_BASE        (AR71XX_APB_BASE + 0x00020000)
   40 #define AR933X_UART_SIZE        0x14
   41 #define AR933X_WMAC_BASE        (AR71XX_APB_BASE + 0x00100000)
   42 #define AR933X_WMAC_SIZE        0x20000
   43 #define AR933X_EHCI_BASE        0x1b000000
   44 #define AR933X_EHCI_SIZE        0x1000
   45 
   46 #define AR933X_DDR_REG_FLUSH_GE0        (AR71XX_APB_BASE + 0x7c)
   47 #define AR933X_DDR_REG_FLUSH_GE1        (AR71XX_APB_BASE + 0x80)
   48 #define AR933X_DDR_REG_FLUSH_USB        (AR71XX_APB_BASE + 0x84)
   49 #define AR933X_DDR_REG_FLUSH_WMAC       (AR71XX_APB_BASE + 0x88)
   50 
   51 #define AR933X_PLL_CPU_CONFIG_REG       (AR71XX_PLL_CPU_BASE + 0x00)
   52 #define AR933X_PLL_CLOCK_CTRL_REG       (AR71XX_PLL_CPU_BASE + 0x08)
   53 
   54 #define AR933X_PLL_CPU_CONFIG_NINT_SHIFT        10
   55 #define AR933X_PLL_CPU_CONFIG_NINT_MASK         0x3f
   56 #define AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT      16
   57 #define AR933X_PLL_CPU_CONFIG_REFDIV_MASK       0x1f
   58 #define AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT      23
   59 #define AR933X_PLL_CPU_CONFIG_OUTDIV_MASK       0x7
   60 
   61 #define AR933X_PLL_CLOCK_CTRL_BYPASS            (1 << 2)
   62 #define AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT     5
   63 #define AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK      0x3
   64 #define AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT     10
   65 #define AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK      0x3
   66 #define AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT     15
   67 #define AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK      0x7
   68 
   69 #define AR933X_RESET_REG_RESET_MODULE           (AR71XX_RST_BLOCK_BASE + 0x1c)
   70 #define AR933X_RESET_REG_BOOTSTRAP              (AR71XX_RST_BLOCK_BASE + 0xac)
   71 #define AR933X_RESET_WMAC                       (1 << 11)
   72 #define AR933X_RESET_USB_HOST                   (1 << 5)
   73 #define AR933X_RESET_USB_PHY                    (1 << 4)
   74 #define AR933X_RESET_USBSUS_OVERRIDE            (1 << 3)
   75 
   76 #define AR933X_BOOTSTRAP_REF_CLK_40             (1 << 0)
   77 
   78 #define AR933X_PLL_VAL_1000                     0x00110000
   79 #define AR933X_PLL_VAL_100                      0x00001099
   80 #define AR933X_PLL_VAL_10                       0x00991099
   81 
   82 #endif  /* __AR93XX_REG_H__ */

Cache object: 38463bd690b914770d2db1056b52b15c


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.