The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/mips/include/regnum.h

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*      $OpenBSD: regnum.h,v 1.3 1999/01/27 04:46:06 imp Exp $  */
    2 
    3 /*-
    4  * Copyright (c) 1988 University of Utah.
    5  * Copyright (c) 1992, 1993
    6  *      The Regents of the University of California.  All rights reserved.
    7  *
    8  * This code is derived from software contributed to Berkeley by
    9  * the Systems Programming Group of the University of Utah Computer
   10  * Science Department and Ralph Campbell.
   11  *
   12  * Redistribution and use in source and binary forms, with or without
   13  * modification, are permitted provided that the following conditions
   14  * are met:
   15  * 1. Redistributions of source code must retain the above copyright
   16  *    notice, this list of conditions and the following disclaimer.
   17  * 2. Redistributions in binary form must reproduce the above copyright
   18  *    notice, this list of conditions and the following disclaimer in the
   19  *    documentation and/or other materials provided with the distribution.
   20  * 4. Neither the name of the University nor the names of its contributors
   21  *    may be used to endorse or promote products derived from this software
   22  *    without specific prior written permission.
   23  *
   24  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
   25  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   26  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   27  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
   28  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   29  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   30  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   31  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   32  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   33  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   34  * SUCH DAMAGE.
   35  *
   36  *      from: Utah Hdr: reg.h 1.1 90/07/09
   37  *      @(#)reg.h       8.2 (Berkeley) 1/11/94
   38  *      JNPR: regnum.h,v 1.6 2007/08/09 11:23:32 katta
   39  * $FreeBSD: releng/8.0/sys/mips/include/regnum.h 178172 2008-04-13 07:27:37Z imp $
   40  */
   41 
   42 #ifndef _MACHINE_REGNUM_H_
   43 #define _MACHINE_REGNUM_H_
   44 
   45 #define STAND_ARG_SIZE          16
   46 #define STAND_FRAME_SIZE        24
   47 #define STAND_RA_OFFSET         20
   48 
   49 /* This must match the numbers
   50  * in pcb.h and is used by
   51  * swtch.S
   52  */
   53 #define PREG_S0   0
   54 #define PREG_S1   1
   55 #define PREG_S2   2
   56 #define PREG_S3   3
   57 #define PREG_S4   4
   58 #define PREG_S5   5
   59 #define PREG_S6   6
   60 #define PREG_S7   7
   61 #define PREG_SP   8
   62 #define PREG_S8   9
   63 #define PREG_RA   10
   64 #define PREG_SR   11
   65 #define PREG_GP   12
   66 
   67 
   68 
   69 /*
   70  * Location of the saved registers relative to ZERO.
   71  * This must match struct trapframe defined in frame.h exactly.
   72  */
   73 #define ZERO    0
   74 #define AST     1
   75 #define V0      2
   76 #define V1      3
   77 #define A0      4
   78 #define A1      5
   79 #define A2      6
   80 #define A3      7
   81 #define T0      8
   82 #define T1      9
   83 #define T2      10
   84 #define T3      11
   85 #define T4      12
   86 #define T5      13
   87 #define T6      14
   88 #define T7      15
   89 #define S0      16
   90 #define S1      17
   91 #define S2      18
   92 #define S3      19
   93 #define S4      20
   94 #define S5      21
   95 #define S6      22
   96 #define S7      23
   97 #define T8      24
   98 #define T9      25
   99 #define K0      26
  100 #define K1      27
  101 #define GP      28
  102 #define SP      29
  103 #define S8      30
  104 #define RA      31
  105 #define SR      32
  106 #define PS      SR      /* alias for SR */
  107 #define MULLO   33
  108 #define MULHI   34
  109 #define BADVADDR 35
  110 #define CAUSE   36
  111 #define PC      37
  112 /*
  113  * IC is valid only on RM7K and RM9K processors. Access to this is
  114  * controlled by IC_INT_REG which defined in kernel config
  115  */
  116 #define IC      38
  117 #define DUMMY   39      /* for 8 byte alignment */
  118 #define NUMSAVEREGS 40
  119 
  120 /*
  121  * Index of FP registers in 'struct frame', counting from the beginning
  122  * of the frame (i.e., including the general registers).
  123  */
  124 #define FPBASE  NUMSAVEREGS
  125 #define F0      (FPBASE+0)
  126 #define F1      (FPBASE+1)
  127 #define F2      (FPBASE+2)
  128 #define F3      (FPBASE+3)
  129 #define F4      (FPBASE+4)
  130 #define F5      (FPBASE+5)
  131 #define F6      (FPBASE+6)
  132 #define F7      (FPBASE+7)
  133 #define F8      (FPBASE+8)
  134 #define F9      (FPBASE+9)
  135 #define F10     (FPBASE+10)
  136 #define F11     (FPBASE+11)
  137 #define F12     (FPBASE+12)
  138 #define F13     (FPBASE+13)
  139 #define F14     (FPBASE+14)
  140 #define F15     (FPBASE+15)
  141 #define F16     (FPBASE+16)
  142 #define F17     (FPBASE+17)
  143 #define F18     (FPBASE+18)
  144 #define F19     (FPBASE+19)
  145 #define F20     (FPBASE+20)
  146 #define F21     (FPBASE+21)
  147 #define F22     (FPBASE+22)
  148 #define F23     (FPBASE+23)
  149 #define F24     (FPBASE+24)
  150 #define F25     (FPBASE+25)
  151 #define F26     (FPBASE+26)
  152 #define F27     (FPBASE+27)
  153 #define F28     (FPBASE+28)
  154 #define F29     (FPBASE+29)
  155 #define F30     (FPBASE+30)
  156 #define F31     (FPBASE+31)
  157 #define FSR     (FPBASE+32)
  158 #define FSR_DUMMY (FPBASE+33) /* For 8 byte alignment */
  159 
  160 #define NUMFPREGS       34
  161 
  162 #define NREGS   (NUMSAVEREGS + NUMFPREGS)
  163 
  164 /*
  165  * Index of FP registers in 'struct frame', relative to the base
  166  * of the FP registers in frame (i.e., *not* including the general
  167  * registers).
  168  */
  169 #define F0_NUM  (0)
  170 #define F1_NUM  (1)
  171 #define F2_NUM  (2)
  172 #define F3_NUM  (3)
  173 #define F4_NUM  (4)
  174 #define F5_NUM  (5)
  175 #define F6_NUM  (6)
  176 #define F7_NUM  (7)
  177 #define F8_NUM  (8)
  178 #define F9_NUM  (9)
  179 #define F10_NUM (10)
  180 #define F11_NUM (11)
  181 #define F12_NUM (12)
  182 #define F13_NUM (13)
  183 #define F14_NUM (14)
  184 #define F15_NUM (15)
  185 #define F16_NUM (16)
  186 #define F17_NUM (17)
  187 #define F18_NUM (18)
  188 #define F19_NUM (19)
  189 #define F20_NUM (20)
  190 #define F21_NUM (21)
  191 #define F22_NUM (22)
  192 #define F23_NUM (23)
  193 #define F24_NUM (24)
  194 #define F25_NUM (25)
  195 #define F26_NUM (26)
  196 #define F27_NUM (27)
  197 #define F28_NUM (28)
  198 #define F29_NUM (29)
  199 #define F30_NUM (30)
  200 #define F31_NUM (31)
  201 #define FSR_NUM (32)
  202 
  203 #endif /* !_MACHINE_REGNUM_H_ */

Cache object: deb3653603ae0165284b7b947fb2b3d3


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.