The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/mips/ingenic/jz4780_machdep.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2009 Oleksandr Tymoshenko
    3  * Copyright (c) 2015 Alexander Kabaev
    4  * All rights reserved.
    5  *
    6  * Redistribution and use in source and binary forms, with or without
    7  * modification, are permitted provided that the following conditions
    8  * are met:
    9  * 1. Redistributions of source code must retain the above copyright
   10  *    notice, this list of conditions and the following disclaimer.
   11  * 2. Redistributions in binary form must reproduce the above copyright
   12  *    notice, this list of conditions and the following disclaimer in the
   13  *    documentation and/or other materials provided with the distribution.
   14  *
   15  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   16  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   17  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   18  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   19  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   20  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   21  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   22  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   23  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   24  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   25  * SUCH DAMAGE.
   26  */
   27 
   28 #include <sys/cdefs.h>
   29 __FBSDID("$FreeBSD$");
   30 
   31 #include "opt_ddb.h"
   32 #include "opt_platform.h"
   33 
   34 #include <sys/param.h>
   35 #include <sys/conf.h>
   36 #include <sys/kernel.h>
   37 #include <sys/systm.h>
   38 #include <sys/bus.h>
   39 #include <sys/boot.h>
   40 #include <sys/cons.h>
   41 #include <sys/kdb.h>
   42 #include <sys/mutex.h>
   43 #include <sys/reboot.h>
   44 
   45 #ifdef FDT
   46 #include <dev/fdt/fdt_common.h>
   47 #include <dev/ofw/openfirm.h>
   48 #endif
   49 
   50 #include <vm/vm.h>
   51 #include <vm/vm_param.h>
   52 #include <vm/vm_page.h>
   53 #include <vm/vm_phys.h>
   54 #include <vm/vm_dumpset.h>
   55 
   56 #include <net/ethernet.h>
   57 
   58 #include <machine/clock.h>
   59 #include <machine/cpu.h>
   60 #include <machine/cpufunc.h>
   61 #include <machine/hwfunc.h>
   62 #include <machine/md_var.h>
   63 #include <machine/trap.h>
   64 
   65 #include <mips/ingenic/jz4780_regs.h>
   66 #include <mips/ingenic/jz4780_cpuregs.h>
   67 
   68 uint32_t * const led = (uint32_t *)0xb0010548;
   69 
   70 extern char edata[], end[];
   71 static char boot1_env[4096];
   72 
   73 void
   74 platform_cpu_init(void)
   75 {
   76         uint32_t reg;
   77 
   78         /*
   79          * Do not expect mbox interrups while writing
   80          * mbox
   81          */
   82         reg = mips_rd_xburst_reim();
   83         reg &= ~JZ_REIM_MIRQ0M;
   84         mips_wr_xburst_reim(reg);
   85 
   86         /* Clean mailboxes */
   87         mips_wr_xburst_mbox0(0);
   88         mips_wr_xburst_mbox1(0);
   89         mips_wr_xburst_core_sts(~JZ_CORESTS_MIRQ0P);
   90 
   91         /* Unmask mbox interrupts */
   92         reg |= JZ_REIM_MIRQ0M;
   93         mips_wr_xburst_reim(reg);
   94 }
   95 
   96 void
   97 platform_reset(void)
   98 {
   99         /*
  100          * For now, provoke a watchdog reset in about a second, so UART buffers
  101          * have a fighting chance to flush before we pull the plug
  102          */
  103         writereg(JZ_TCU_BASE + JZ_WDOG_TCER, 0);        /* disable watchdog */
  104         writereg(JZ_TCU_BASE + JZ_WDOG_TCNT, 0);        /* reset counter */
  105         writereg(JZ_TCU_BASE + JZ_WDOG_TDR, 128);       /* wait for ~1s */
  106         writereg(JZ_TCU_BASE + JZ_WDOG_TCSR, TCSR_RTC_EN | TCSR_DIV_256);
  107         writereg(JZ_TCU_BASE + JZ_WDOG_TCER, TCER_ENABLE);      /* fire! */
  108 
  109         /* Wait for reset */
  110         while (1)
  111                 ;
  112 }
  113 
  114 static void
  115 mips_init(void)
  116 {
  117         int i;
  118 #ifdef FDT
  119         struct mem_region mr[FDT_MEM_REGIONS];
  120         uint64_t val;
  121         int mr_cnt;
  122         int j;
  123 #endif
  124 
  125         for (i = 0; i < 10; i++) {
  126                 phys_avail[i] = 0;
  127         }
  128 
  129         /* The minimal amount of memory Ingenic SoC can have. */
  130         dump_avail[0] = phys_avail[0] = MIPS_KSEG0_TO_PHYS(kernel_kseg0_end);
  131         physmem = realmem = btoc(32 * 1024 * 1024);
  132 
  133         /*
  134          * X1000 mips cpu special.
  135          * TODO: do anyone know what is this ?
  136          */
  137         __asm(
  138                 "li     $2, 0xa9000000  \n\t"
  139                 "mtc0   $2, $5, 4       \n\t"
  140                 "nop                    \n\t"
  141                 ::"r"(2));
  142 
  143 #ifdef FDT
  144         if (fdt_get_mem_regions(mr, &mr_cnt, &val) == 0) {
  145                 physmem = realmem = btoc(val);
  146 
  147                 KASSERT((phys_avail[0] >= mr[0].mr_start) && \
  148                         (phys_avail[0] < (mr[0].mr_start + mr[0].mr_size)),
  149                         ("First region is not within FDT memory range"));
  150 
  151                 /* Limit size of the first region */
  152                 phys_avail[1] = (mr[0].mr_start + MIN(mr[0].mr_size, ctob(realmem)));
  153                 dump_avail[1] = phys_avail[1];
  154 
  155                 /* Add the rest of regions */
  156                 for (i = 1, j = 2; i < mr_cnt; i++, j+=2) {
  157                         phys_avail[j] = mr[i].mr_start;
  158                         phys_avail[j+1] = (mr[i].mr_start + mr[i].mr_size);
  159                         dump_avail[j] = phys_avail[j];
  160                         dump_avail[j+1] = phys_avail[j+1];
  161                 }
  162         }
  163 #endif
  164 
  165         init_param1();
  166         init_param2(physmem);
  167         mips_cpu_init();
  168         pmap_bootstrap();
  169         mips_proc0_init();
  170         mutex_init();
  171         kdb_init();
  172         led[0] = 0x8000;
  173 #ifdef KDB
  174         if (boothowto & RB_KDB)
  175                 kdb_enter(KDB_WHY_BOOTFLAGS, "Boot flags requested debugger");
  176 #endif
  177 }
  178 
  179 void
  180 platform_start(__register_t a0,  __register_t a1,
  181     __register_t a2 __unused, __register_t a3 __unused)
  182 {
  183         char **argv;
  184         int  argc;
  185         vm_offset_t kernend;
  186 #ifdef FDT
  187         vm_offset_t dtbp;
  188         phandle_t chosen;
  189         char buf[2048];         /* early stack supposedly big enough */
  190 #endif
  191         /*
  192          * clear the BSS and SBSS segments, this should be first call in
  193          * the function
  194          */
  195         kernend = (vm_offset_t)&end;
  196         memset(&edata, 0, kernend - (vm_offset_t)(&edata));
  197 
  198         mips_postboot_fixup();
  199 
  200         /* Initialize pcpu stuff */
  201         mips_pcpu0_init();
  202 
  203         /* Something to hold kernel env until kmem is available */
  204         init_static_kenv(boot1_env, sizeof(boot1_env));
  205 #ifdef FDT
  206         /*
  207          * Find the dtb passed in by the boot loader (currently fictional).
  208          */
  209         dtbp = (vm_offset_t)NULL;
  210 
  211 #if defined(FDT_DTB_STATIC)
  212         /*
  213          * In case the device tree blob was not retrieved (from metadata) try
  214          * to use the statically embedded one.
  215          */
  216         if (dtbp == (vm_offset_t)NULL)
  217                 dtbp = (vm_offset_t)&fdt_static_dtb;
  218 #else
  219 #error  "Non-static FDT not supported on JZ4780"
  220 #endif
  221         if (OF_install(OFW_FDT, 0) == FALSE)
  222                 while (1);
  223         if (OF_init((void *)dtbp) != 0)
  224                 while (1);
  225 #endif
  226 
  227         cninit();
  228 #ifdef FDT
  229         /*
  230          * Get bootargs from FDT if specified.
  231          */
  232         chosen = OF_finddevice("/chosen");
  233         if (OF_getprop(chosen, "bootargs", buf, sizeof(buf)) != -1)
  234                 boothowto |= boot_parse_cmdline(buf);
  235 #endif
  236         /* Parse cmdline from U-Boot */
  237         argc = a0;
  238         argv = (char **)a1;
  239         boothowto |= boot_parse_args(argc, argv);
  240 
  241         mips_init();
  242 }

Cache object: 9ea33f2802c0f692e3048bb9f35c006a


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.