FreeBSD/Linux Kernel Cross Reference
sys/pci/agp_amd.c
1 /*-
2 * Copyright (c) 2000 Doug Rabson
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 *
14 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
24 * SUCH DAMAGE.
25 */
26
27 #include <sys/cdefs.h>
28 __FBSDID("$FreeBSD: releng/5.2/sys/pci/agp_amd.c 119288 2003-08-22 07:20:27Z imp $");
29
30 #include "opt_bus.h"
31
32 #include <sys/param.h>
33 #include <sys/systm.h>
34 #include <sys/malloc.h>
35 #include <sys/kernel.h>
36 #include <sys/bus.h>
37 #include <sys/lock.h>
38 #include <sys/lockmgr.h>
39 #include <sys/mutex.h>
40 #include <sys/proc.h>
41
42 #include <dev/pci/pcivar.h>
43 #include <dev/pci/pcireg.h>
44 #include <pci/agppriv.h>
45 #include <pci/agpreg.h>
46
47 #include <vm/vm.h>
48 #include <vm/vm_object.h>
49 #include <vm/pmap.h>
50 #include <machine/bus.h>
51 #include <machine/resource.h>
52 #include <sys/rman.h>
53
54 MALLOC_DECLARE(M_AGP);
55
56 #define READ2(off) bus_space_read_2(sc->bst, sc->bsh, off)
57 #define READ4(off) bus_space_read_4(sc->bst, sc->bsh, off)
58 #define WRITE2(off,v) bus_space_write_2(sc->bst, sc->bsh, off, v)
59 #define WRITE4(off,v) bus_space_write_4(sc->bst, sc->bsh, off, v)
60
61 struct agp_amd_gatt {
62 u_int32_t ag_entries;
63 u_int32_t *ag_virtual; /* virtual address of gatt */
64 vm_offset_t ag_physical;
65 u_int32_t *ag_vdir; /* virtual address of page dir */
66 vm_offset_t ag_pdir; /* physical address of page dir */
67 };
68
69 struct agp_amd_softc {
70 struct agp_softc agp;
71 struct resource *regs; /* memory mapped control registers */
72 bus_space_tag_t bst; /* bus_space tag */
73 bus_space_handle_t bsh; /* bus_space handle */
74 u_int32_t initial_aperture; /* aperture size at startup */
75 struct agp_amd_gatt *gatt;
76 };
77
78 static struct agp_amd_gatt *
79 agp_amd_alloc_gatt(device_t dev)
80 {
81 u_int32_t apsize = AGP_GET_APERTURE(dev);
82 u_int32_t entries = apsize >> AGP_PAGE_SHIFT;
83 struct agp_amd_gatt *gatt;
84 int i, npages, pdir_offset;
85
86 if (bootverbose)
87 device_printf(dev,
88 "allocating GATT for aperture of size %dM\n",
89 apsize / (1024*1024));
90
91 gatt = malloc(sizeof(struct agp_amd_gatt), M_AGP, M_NOWAIT);
92 if (!gatt)
93 return 0;
94
95 /*
96 * The AMD751 uses a page directory to map a non-contiguous
97 * gatt so we don't need to use contigmalloc.
98 * Malloc individual gatt pages and map them into the page
99 * directory.
100 */
101 gatt->ag_entries = entries;
102 gatt->ag_virtual = malloc(entries * sizeof(u_int32_t),
103 M_AGP, M_NOWAIT);
104 if (!gatt->ag_virtual) {
105 if (bootverbose)
106 device_printf(dev, "allocation failed\n");
107 free(gatt, M_AGP);
108 return 0;
109 }
110 bzero(gatt->ag_virtual, entries * sizeof(u_int32_t));
111
112 /*
113 * Allocate the page directory.
114 */
115 gatt->ag_vdir = malloc(AGP_PAGE_SIZE, M_AGP, M_NOWAIT);
116 if (!gatt->ag_vdir) {
117 if (bootverbose)
118 device_printf(dev,
119 "failed to allocate page directory\n");
120 free(gatt->ag_virtual, M_AGP);
121 free(gatt, M_AGP);
122 return 0;
123 }
124 bzero(gatt->ag_vdir, AGP_PAGE_SIZE);
125
126 gatt->ag_pdir = vtophys((vm_offset_t) gatt->ag_vdir);
127 if(bootverbose)
128 device_printf(dev, "gatt -> ag_pdir %#lx\n",
129 (u_long)gatt->ag_pdir);
130 /*
131 * Allocate the gatt pages
132 */
133 gatt->ag_entries = entries;
134 if(bootverbose)
135 device_printf(dev, "allocating GATT for %d AGP page entries\n",
136 gatt->ag_entries);
137
138 gatt->ag_physical = vtophys((vm_offset_t) gatt->ag_virtual);
139
140 /*
141 * Map the pages of the GATT into the page directory.
142 *
143 * The GATT page addresses are mapped into the directory offset by
144 * an amount dependent on the base address of the aperture. This
145 * is and offset into the page directory, not an offset added to
146 * the addresses of the gatt pages.
147 */
148
149 pdir_offset = pci_read_config(dev, AGP_AMD751_APBASE, 4) >> 22;
150
151 npages = ((entries * sizeof(u_int32_t) + AGP_PAGE_SIZE - 1)
152 >> AGP_PAGE_SHIFT);
153
154 for (i = 0; i < npages; i++) {
155 vm_offset_t va;
156 vm_offset_t pa;
157
158 va = ((vm_offset_t) gatt->ag_virtual) + i * AGP_PAGE_SIZE;
159 pa = vtophys(va);
160 gatt->ag_vdir[i + pdir_offset] = pa | 1;
161 }
162
163 /*
164 * Make sure the chipset can see everything.
165 */
166 agp_flush_cache();
167
168 return gatt;
169 }
170
171 static void
172 agp_amd_free_gatt(struct agp_amd_gatt *gatt)
173 {
174 free(gatt->ag_virtual, M_AGP);
175 free(gatt->ag_vdir, M_AGP);
176 free(gatt, M_AGP);
177 }
178
179 static const char*
180 agp_amd_match(device_t dev)
181 {
182 if (pci_get_class(dev) != PCIC_BRIDGE
183 || pci_get_subclass(dev) != PCIS_BRIDGE_HOST)
184 return NULL;
185
186 if (agp_find_caps(dev) == 0)
187 return NULL;
188
189 switch (pci_get_devid(dev)) {
190
191 case 0x700e1022:
192 return ("AMD 761 host to AGP bridge");
193
194 case 0x70061022:
195 return ("AMD 751 host to AGP bridge");
196
197 case 0x700c1022:
198 return ("AMD 762 host to AGP bridge");
199
200 };
201
202 return NULL;
203 }
204
205 static int
206 agp_amd_probe(device_t dev)
207 {
208 const char *desc;
209
210 desc = agp_amd_match(dev);
211 if (desc) {
212 device_verbose(dev);
213 device_set_desc(dev, desc);
214 return 0;
215 }
216
217 return ENXIO;
218 }
219
220 static int
221 agp_amd_attach(device_t dev)
222 {
223 struct agp_amd_softc *sc = device_get_softc(dev);
224 struct agp_amd_gatt *gatt;
225 int error, rid;
226
227 error = agp_generic_attach(dev);
228 if (error)
229 return error;
230
231 rid = AGP_AMD751_REGISTERS;
232 sc->regs = bus_alloc_resource(dev, SYS_RES_MEMORY, &rid,
233 0, ~0, 1, RF_ACTIVE);
234 if (!sc->regs) {
235 agp_generic_detach(dev);
236 return ENOMEM;
237 }
238
239 sc->bst = rman_get_bustag(sc->regs);
240 sc->bsh = rman_get_bushandle(sc->regs);
241
242 sc->initial_aperture = AGP_GET_APERTURE(dev);
243
244 for (;;) {
245 gatt = agp_amd_alloc_gatt(dev);
246 if (gatt)
247 break;
248
249 /*
250 * Probably contigmalloc failure. Try reducing the
251 * aperture so that the gatt size reduces.
252 */
253 if (AGP_SET_APERTURE(dev, AGP_GET_APERTURE(dev) / 2))
254 return ENOMEM;
255 }
256 sc->gatt = gatt;
257
258 /* Install the gatt. */
259 WRITE4(AGP_AMD751_ATTBASE, gatt->ag_pdir);
260
261 /* Enable synchronisation between host and agp. */
262 pci_write_config(dev,
263 AGP_AMD751_MODECTRL,
264 AGP_AMD751_MODECTRL_SYNEN, 1);
265
266 /* Set indexing mode for two-level and enable page dir cache */
267 pci_write_config(dev,
268 AGP_AMD751_MODECTRL2,
269 AGP_AMD751_MODECTRL2_GPDCE, 1);
270
271 /* Enable the TLB and flush */
272 WRITE2(AGP_AMD751_STATUS,
273 READ2(AGP_AMD751_STATUS) | AGP_AMD751_STATUS_GCE);
274 AGP_FLUSH_TLB(dev);
275
276 return 0;
277 }
278
279 static int
280 agp_amd_detach(device_t dev)
281 {
282 struct agp_amd_softc *sc = device_get_softc(dev);
283 int error;
284
285 error = agp_generic_detach(dev);
286 if (error)
287 return error;
288
289 /* Disable the TLB.. */
290 WRITE2(AGP_AMD751_STATUS,
291 READ2(AGP_AMD751_STATUS) & ~AGP_AMD751_STATUS_GCE);
292
293 /* Disable host-agp sync */
294 pci_write_config(dev, AGP_AMD751_MODECTRL, 0x00, 1);
295
296 /* Clear the GATT base */
297 WRITE4(AGP_AMD751_ATTBASE, 0);
298
299 /* Put the aperture back the way it started. */
300 AGP_SET_APERTURE(dev, sc->initial_aperture);
301
302 agp_amd_free_gatt(sc->gatt);
303
304 bus_release_resource(dev, SYS_RES_MEMORY,
305 AGP_AMD751_REGISTERS, sc->regs);
306
307 return 0;
308 }
309
310 static u_int32_t
311 agp_amd_get_aperture(device_t dev)
312 {
313 int vas;
314
315 /*
316 * The aperture size is equal to 32M<<vas.
317 */
318 vas = (pci_read_config(dev, AGP_AMD751_APCTRL, 1) & 0x06) >> 1;
319 return (32*1024*1024) << vas;
320 }
321
322 static int
323 agp_amd_set_aperture(device_t dev, u_int32_t aperture)
324 {
325 int vas;
326
327 /*
328 * Check for a power of two and make sure its within the
329 * programmable range.
330 */
331 if (aperture & (aperture - 1)
332 || aperture < 32*1024*1024
333 || aperture > 2U*1024*1024*1024)
334 return EINVAL;
335
336 vas = ffs(aperture / 32*1024*1024) - 1;
337
338 /*
339 * While the size register is bits 1-3 of APCTRL, bit 0 must be
340 * set for the size value to be 'valid'
341 */
342 pci_write_config(dev, AGP_AMD751_APCTRL,
343 (((pci_read_config(dev, AGP_AMD751_APCTRL, 1) & ~0x06)
344 | ((vas << 1) | 1))), 1);
345
346 return 0;
347 }
348
349 static int
350 agp_amd_bind_page(device_t dev, int offset, vm_offset_t physical)
351 {
352 struct agp_amd_softc *sc = device_get_softc(dev);
353
354 if (offset < 0 || offset >= (sc->gatt->ag_entries << AGP_PAGE_SHIFT))
355 return EINVAL;
356
357 sc->gatt->ag_virtual[offset >> AGP_PAGE_SHIFT] = physical | 1;
358
359 /* invalidate the cache */
360 AGP_FLUSH_TLB(dev);
361 return 0;
362 }
363
364 static int
365 agp_amd_unbind_page(device_t dev, int offset)
366 {
367 struct agp_amd_softc *sc = device_get_softc(dev);
368
369 if (offset < 0 || offset >= (sc->gatt->ag_entries << AGP_PAGE_SHIFT))
370 return EINVAL;
371
372 sc->gatt->ag_virtual[offset >> AGP_PAGE_SHIFT] = 0;
373 return 0;
374 }
375
376 static void
377 agp_amd_flush_tlb(device_t dev)
378 {
379 struct agp_amd_softc *sc = device_get_softc(dev);
380
381 /* Set the cache invalidate bit and wait for the chipset to clear */
382 WRITE4(AGP_AMD751_TLBCTRL, 1);
383 do {
384 DELAY(1);
385 } while (READ4(AGP_AMD751_TLBCTRL));
386 }
387
388 static device_method_t agp_amd_methods[] = {
389 /* Device interface */
390 DEVMETHOD(device_probe, agp_amd_probe),
391 DEVMETHOD(device_attach, agp_amd_attach),
392 DEVMETHOD(device_detach, agp_amd_detach),
393 DEVMETHOD(device_shutdown, bus_generic_shutdown),
394 DEVMETHOD(device_suspend, bus_generic_suspend),
395 DEVMETHOD(device_resume, bus_generic_resume),
396
397 /* AGP interface */
398 DEVMETHOD(agp_get_aperture, agp_amd_get_aperture),
399 DEVMETHOD(agp_set_aperture, agp_amd_set_aperture),
400 DEVMETHOD(agp_bind_page, agp_amd_bind_page),
401 DEVMETHOD(agp_unbind_page, agp_amd_unbind_page),
402 DEVMETHOD(agp_flush_tlb, agp_amd_flush_tlb),
403 DEVMETHOD(agp_enable, agp_generic_enable),
404 DEVMETHOD(agp_alloc_memory, agp_generic_alloc_memory),
405 DEVMETHOD(agp_free_memory, agp_generic_free_memory),
406 DEVMETHOD(agp_bind_memory, agp_generic_bind_memory),
407 DEVMETHOD(agp_unbind_memory, agp_generic_unbind_memory),
408
409 { 0, 0 }
410 };
411
412 static driver_t agp_amd_driver = {
413 "agp",
414 agp_amd_methods,
415 sizeof(struct agp_amd_softc),
416 };
417
418 static devclass_t agp_devclass;
419
420 DRIVER_MODULE(agp_amd, pci, agp_amd_driver, agp_devclass, 0, 0);
421 MODULE_DEPEND(agp_amd, agp, 1, 1, 1);
422 MODULE_DEPEND(agp_amd, pci, 1, 1, 1);
Cache object: 0c296089b5da95f9f7a5607b74869f51
|