FreeBSD/Linux Kernel Cross Reference
sys/pci/if_ti.c
1 /*-
2 * Copyright (c) 1997, 1998, 1999
3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. All advertising materials mentioning features or use of this software
14 * must display the following acknowledgement:
15 * This product includes software developed by Bill Paul.
16 * 4. Neither the name of the author nor the names of any co-contributors
17 * may be used to endorse or promote products derived from this software
18 * without specific prior written permission.
19 *
20 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
21 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
30 * THE POSSIBILITY OF SUCH DAMAGE.
31 */
32
33 /*
34 * Alteon Networks Tigon PCI gigabit ethernet driver for FreeBSD.
35 * Manuals, sample driver and firmware source kits are available
36 * from http://www.alteon.com/support/openkits.
37 *
38 * Written by Bill Paul <wpaul@ctr.columbia.edu>
39 * Electrical Engineering Department
40 * Columbia University, New York City
41 */
42
43 /*
44 * The Alteon Networks Tigon chip contains an embedded R4000 CPU,
45 * gigabit MAC, dual DMA channels and a PCI interface unit. NICs
46 * using the Tigon may have anywhere from 512K to 2MB of SRAM. The
47 * Tigon supports hardware IP, TCP and UCP checksumming, multicast
48 * filtering and jumbo (9014 byte) frames. The hardware is largely
49 * controlled by firmware, which must be loaded into the NIC during
50 * initialization.
51 *
52 * The Tigon 2 contains 2 R4000 CPUs and requires a newer firmware
53 * revision, which supports new features such as extended commands,
54 * extended jumbo receive ring desciptors and a mini receive ring.
55 *
56 * Alteon Networks is to be commended for releasing such a vast amount
57 * of development material for the Tigon NIC without requiring an NDA
58 * (although they really should have done it a long time ago). With
59 * any luck, the other vendors will finally wise up and follow Alteon's
60 * stellar example.
61 *
62 * The firmware for the Tigon 1 and 2 NICs is compiled directly into
63 * this driver by #including it as a C header file. This bloats the
64 * driver somewhat, but it's the easiest method considering that the
65 * driver code and firmware code need to be kept in sync. The source
66 * for the firmware is not provided with the FreeBSD distribution since
67 * compiling it requires a GNU toolchain targeted for mips-sgi-irix5.3.
68 *
69 * The following people deserve special thanks:
70 * - Terry Murphy of 3Com, for providing a 3c985 Tigon 1 board
71 * for testing
72 * - Raymond Lee of Netgear, for providing a pair of Netgear
73 * GA620 Tigon 2 boards for testing
74 * - Ulf Zimmermann, for bringing the GA260 to my attention and
75 * convincing me to write this driver.
76 * - Andrew Gallatin for providing FreeBSD/Alpha support.
77 */
78
79 #include <sys/cdefs.h>
80 __FBSDID("$FreeBSD: releng/5.4/sys/pci/if_ti.c 142884 2005-03-01 08:11:52Z imp $");
81
82 #include "opt_ti.h"
83
84 #include <sys/param.h>
85 #include <sys/systm.h>
86 #include <sys/sockio.h>
87 #include <sys/mbuf.h>
88 #include <sys/malloc.h>
89 #include <sys/kernel.h>
90 #include <sys/module.h>
91 #include <sys/socket.h>
92 #include <sys/queue.h>
93 #include <sys/conf.h>
94
95 #include <net/if.h>
96 #include <net/if_arp.h>
97 #include <net/ethernet.h>
98 #include <net/if_dl.h>
99 #include <net/if_media.h>
100 #include <net/if_types.h>
101 #include <net/if_vlan_var.h>
102
103 #include <net/bpf.h>
104
105 #include <netinet/in_systm.h>
106 #include <netinet/in.h>
107 #include <netinet/ip.h>
108
109 #include <vm/vm.h> /* for vtophys */
110 #include <vm/pmap.h> /* for vtophys */
111 #include <machine/bus_memio.h>
112 #include <machine/bus.h>
113 #include <machine/resource.h>
114 #include <sys/bus.h>
115 #include <sys/rman.h>
116
117 /* #define TI_PRIVATE_JUMBOS */
118
119 #if !defined(TI_PRIVATE_JUMBOS)
120 #include <sys/sockio.h>
121 #include <sys/uio.h>
122 #include <sys/lock.h>
123 #include <vm/vm_extern.h>
124 #include <vm/pmap.h>
125 #include <vm/vm_map.h>
126 #include <vm/vm_map.h>
127 #include <vm/vm_param.h>
128 #include <vm/vm_pageout.h>
129 #include <sys/vmmeter.h>
130 #include <vm/vm_page.h>
131 #include <vm/vm_object.h>
132 #include <vm/vm_kern.h>
133 #include <sys/proc.h>
134 #include <sys/jumbo.h>
135 #endif /* !TI_PRIVATE_JUMBOS */
136
137 #include <dev/pci/pcireg.h>
138 #include <dev/pci/pcivar.h>
139
140 #include <sys/tiio.h>
141 #include <pci/if_tireg.h>
142 #include <pci/ti_fw.h>
143 #include <pci/ti_fw2.h>
144
145 #define TI_CSUM_FEATURES (CSUM_IP | CSUM_TCP | CSUM_UDP | CSUM_IP_FRAGS)
146 /*
147 * We can only turn on header splitting if we're using extended receive
148 * BDs.
149 */
150 #if defined(TI_JUMBO_HDRSPLIT) && defined(TI_PRIVATE_JUMBOS)
151 #error "options TI_JUMBO_HDRSPLIT and TI_PRIVATE_JUMBOS are mutually exclusive"
152 #endif /* TI_JUMBO_HDRSPLIT && TI_JUMBO_HDRSPLIT */
153
154 struct ti_softc *tis[8];
155
156 typedef enum {
157 TI_SWAP_HTON,
158 TI_SWAP_NTOH
159 } ti_swap_type;
160
161
162 /*
163 * Various supported device vendors/types and their names.
164 */
165
166 static struct ti_type ti_devs[] = {
167 { ALT_VENDORID, ALT_DEVICEID_ACENIC,
168 "Alteon AceNIC 1000baseSX Gigabit Ethernet" },
169 { ALT_VENDORID, ALT_DEVICEID_ACENIC_COPPER,
170 "Alteon AceNIC 1000baseT Gigabit Ethernet" },
171 { TC_VENDORID, TC_DEVICEID_3C985,
172 "3Com 3c985-SX Gigabit Ethernet" },
173 { NG_VENDORID, NG_DEVICEID_GA620,
174 "Netgear GA620 1000baseSX Gigabit Ethernet" },
175 { NG_VENDORID, NG_DEVICEID_GA620T,
176 "Netgear GA620 1000baseT Gigabit Ethernet" },
177 { SGI_VENDORID, SGI_DEVICEID_TIGON,
178 "Silicon Graphics Gigabit Ethernet" },
179 { DEC_VENDORID, DEC_DEVICEID_FARALLON_PN9000SX,
180 "Farallon PN9000SX Gigabit Ethernet" },
181 { 0, 0, NULL }
182 };
183
184
185 static d_open_t ti_open;
186 static d_close_t ti_close;
187 static d_ioctl_t ti_ioctl2;
188
189 static struct cdevsw ti_cdevsw = {
190 .d_version = D_VERSION,
191 .d_flags = D_NEEDGIANT,
192 .d_open = ti_open,
193 .d_close = ti_close,
194 .d_ioctl = ti_ioctl2,
195 .d_name = "ti",
196 };
197
198 static int ti_probe(device_t);
199 static int ti_attach(device_t);
200 static int ti_detach(device_t);
201 static void ti_txeof(struct ti_softc *);
202 static void ti_rxeof(struct ti_softc *);
203
204 static void ti_stats_update(struct ti_softc *);
205 static int ti_encap(struct ti_softc *, struct mbuf *, u_int32_t *);
206
207 static void ti_intr(void *);
208 static void ti_start(struct ifnet *);
209 static int ti_ioctl(struct ifnet *, u_long, caddr_t);
210 static void ti_init(void *);
211 static void ti_init2(struct ti_softc *);
212 static void ti_stop(struct ti_softc *);
213 static void ti_watchdog(struct ifnet *);
214 static void ti_shutdown(device_t);
215 static int ti_ifmedia_upd(struct ifnet *);
216 static void ti_ifmedia_sts(struct ifnet *, struct ifmediareq *);
217
218 static u_int32_t ti_eeprom_putbyte(struct ti_softc *, int);
219 static u_int8_t ti_eeprom_getbyte(struct ti_softc *, int, u_int8_t *);
220 static int ti_read_eeprom(struct ti_softc *, caddr_t, int, int);
221
222 static void ti_add_mcast(struct ti_softc *, struct ether_addr *);
223 static void ti_del_mcast(struct ti_softc *, struct ether_addr *);
224 static void ti_setmulti(struct ti_softc *);
225
226 static void ti_mem(struct ti_softc *, u_int32_t, u_int32_t, caddr_t);
227 static int ti_copy_mem(struct ti_softc *, u_int32_t, u_int32_t, caddr_t, int, int);
228 static int ti_copy_scratch(struct ti_softc *, u_int32_t, u_int32_t, caddr_t,
229 int, int, int);
230 static int ti_bcopy_swap(const void *, void *, size_t, ti_swap_type);
231 static void ti_loadfw(struct ti_softc *);
232 static void ti_cmd(struct ti_softc *, struct ti_cmd_desc *);
233 static void ti_cmd_ext(struct ti_softc *, struct ti_cmd_desc *, caddr_t, int);
234 static void ti_handle_events(struct ti_softc *);
235 #ifdef TI_PRIVATE_JUMBOS
236 static int ti_alloc_jumbo_mem(struct ti_softc *);
237 static void *ti_jalloc(struct ti_softc *);
238 static void ti_jfree(void *, void *);
239 #endif /* TI_PRIVATE_JUMBOS */
240 static int ti_newbuf_std(struct ti_softc *, int, struct mbuf *);
241 static int ti_newbuf_mini(struct ti_softc *, int, struct mbuf *);
242 static int ti_newbuf_jumbo(struct ti_softc *, int, struct mbuf *);
243 static int ti_init_rx_ring_std(struct ti_softc *);
244 static void ti_free_rx_ring_std(struct ti_softc *);
245 static int ti_init_rx_ring_jumbo(struct ti_softc *);
246 static void ti_free_rx_ring_jumbo(struct ti_softc *);
247 static int ti_init_rx_ring_mini(struct ti_softc *);
248 static void ti_free_rx_ring_mini(struct ti_softc *);
249 static void ti_free_tx_ring(struct ti_softc *);
250 static int ti_init_tx_ring(struct ti_softc *);
251
252 static int ti_64bitslot_war(struct ti_softc *);
253 static int ti_chipinit(struct ti_softc *);
254 static int ti_gibinit(struct ti_softc *);
255
256 #ifdef TI_JUMBO_HDRSPLIT
257 static __inline void ti_hdr_split (struct mbuf *top, int hdr_len,
258 int pkt_len, int idx);
259 #endif /* TI_JUMBO_HDRSPLIT */
260
261 static device_method_t ti_methods[] = {
262 /* Device interface */
263 DEVMETHOD(device_probe, ti_probe),
264 DEVMETHOD(device_attach, ti_attach),
265 DEVMETHOD(device_detach, ti_detach),
266 DEVMETHOD(device_shutdown, ti_shutdown),
267 { 0, 0 }
268 };
269
270 static driver_t ti_driver = {
271 "ti",
272 ti_methods,
273 sizeof(struct ti_softc)
274 };
275
276 static devclass_t ti_devclass;
277
278 DRIVER_MODULE(ti, pci, ti_driver, ti_devclass, 0, 0);
279 MODULE_DEPEND(ti, pci, 1, 1, 1);
280 MODULE_DEPEND(ti, ether, 1, 1, 1);
281
282 /*
283 * Send an instruction or address to the EEPROM, check for ACK.
284 */
285 static u_int32_t ti_eeprom_putbyte(sc, byte)
286 struct ti_softc *sc;
287 int byte;
288 {
289 register int i, ack = 0;
290
291 /*
292 * Make sure we're in TX mode.
293 */
294 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN);
295
296 /*
297 * Feed in each bit and stobe the clock.
298 */
299 for (i = 0x80; i; i >>= 1) {
300 if (byte & i) {
301 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT);
302 } else {
303 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT);
304 }
305 DELAY(1);
306 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
307 DELAY(1);
308 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
309 }
310
311 /*
312 * Turn off TX mode.
313 */
314 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN);
315
316 /*
317 * Check for ack.
318 */
319 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
320 ack = CSR_READ_4(sc, TI_MISC_LOCAL_CTL) & TI_MLC_EE_DIN;
321 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
322
323 return (ack);
324 }
325
326 /*
327 * Read a byte of data stored in the EEPROM at address 'addr.'
328 * We have to send two address bytes since the EEPROM can hold
329 * more than 256 bytes of data.
330 */
331 static u_int8_t ti_eeprom_getbyte(sc, addr, dest)
332 struct ti_softc *sc;
333 int addr;
334 u_int8_t *dest;
335 {
336 register int i;
337 u_int8_t byte = 0;
338
339 EEPROM_START;
340
341 /*
342 * Send write control code to EEPROM.
343 */
344 if (ti_eeprom_putbyte(sc, EEPROM_CTL_WRITE)) {
345 printf("ti%d: failed to send write command, status: %x\n",
346 sc->ti_unit, CSR_READ_4(sc, TI_MISC_LOCAL_CTL));
347 return (1);
348 }
349
350 /*
351 * Send first byte of address of byte we want to read.
352 */
353 if (ti_eeprom_putbyte(sc, (addr >> 8) & 0xFF)) {
354 printf("ti%d: failed to send address, status: %x\n",
355 sc->ti_unit, CSR_READ_4(sc, TI_MISC_LOCAL_CTL));
356 return (1);
357 }
358 /*
359 * Send second byte address of byte we want to read.
360 */
361 if (ti_eeprom_putbyte(sc, addr & 0xFF)) {
362 printf("ti%d: failed to send address, status: %x\n",
363 sc->ti_unit, CSR_READ_4(sc, TI_MISC_LOCAL_CTL));
364 return (1);
365 }
366
367 EEPROM_STOP;
368 EEPROM_START;
369 /*
370 * Send read control code to EEPROM.
371 */
372 if (ti_eeprom_putbyte(sc, EEPROM_CTL_READ)) {
373 printf("ti%d: failed to send read command, status: %x\n",
374 sc->ti_unit, CSR_READ_4(sc, TI_MISC_LOCAL_CTL));
375 return (1);
376 }
377
378 /*
379 * Start reading bits from EEPROM.
380 */
381 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN);
382 for (i = 0x80; i; i >>= 1) {
383 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
384 DELAY(1);
385 if (CSR_READ_4(sc, TI_MISC_LOCAL_CTL) & TI_MLC_EE_DIN)
386 byte |= i;
387 TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK);
388 DELAY(1);
389 }
390
391 EEPROM_STOP;
392
393 /*
394 * No ACK generated for read, so just return byte.
395 */
396
397 *dest = byte;
398
399 return (0);
400 }
401
402 /*
403 * Read a sequence of bytes from the EEPROM.
404 */
405 static int
406 ti_read_eeprom(sc, dest, off, cnt)
407 struct ti_softc *sc;
408 caddr_t dest;
409 int off;
410 int cnt;
411 {
412 int err = 0, i;
413 u_int8_t byte = 0;
414
415 for (i = 0; i < cnt; i++) {
416 err = ti_eeprom_getbyte(sc, off + i, &byte);
417 if (err)
418 break;
419 *(dest + i) = byte;
420 }
421
422 return (err ? 1 : 0);
423 }
424
425 /*
426 * NIC memory access function. Can be used to either clear a section
427 * of NIC local memory or (if buf is non-NULL) copy data into it.
428 */
429 static void
430 ti_mem(sc, addr, len, buf)
431 struct ti_softc *sc;
432 u_int32_t addr, len;
433 caddr_t buf;
434 {
435 int segptr, segsize, cnt;
436 caddr_t ti_winbase, ptr;
437
438 segptr = addr;
439 cnt = len;
440 ti_winbase = (caddr_t)(sc->ti_vhandle + TI_WINDOW);
441 ptr = buf;
442
443 while (cnt) {
444 if (cnt < TI_WINLEN)
445 segsize = cnt;
446 else
447 segsize = TI_WINLEN - (segptr % TI_WINLEN);
448 CSR_WRITE_4(sc, TI_WINBASE, (segptr & ~(TI_WINLEN - 1)));
449 if (buf == NULL)
450 bzero((char *)ti_winbase + (segptr &
451 (TI_WINLEN - 1)), segsize);
452 else {
453 bcopy((char *)ptr, (char *)ti_winbase +
454 (segptr & (TI_WINLEN - 1)), segsize);
455 ptr += segsize;
456 }
457 segptr += segsize;
458 cnt -= segsize;
459 }
460 }
461
462 static int
463 ti_copy_mem(sc, tigon_addr, len, buf, useraddr, readdata)
464 struct ti_softc *sc;
465 u_int32_t tigon_addr, len;
466 caddr_t buf;
467 int useraddr, readdata;
468 {
469 int segptr, segsize, cnt;
470 caddr_t ptr;
471 u_int32_t origwin;
472 u_int8_t tmparray[TI_WINLEN], tmparray2[TI_WINLEN];
473 int resid, segresid;
474 int first_pass;
475
476 /*
477 * At the moment, we don't handle non-aligned cases, we just bail.
478 * If this proves to be a problem, it will be fixed.
479 */
480 if ((readdata == 0)
481 && (tigon_addr & 0x3)) {
482 printf("ti%d: ti_copy_mem: tigon address %#x isn't "
483 "word-aligned\n", sc->ti_unit, tigon_addr);
484 printf("ti%d: ti_copy_mem: unaligned writes aren't yet "
485 "supported\n", sc->ti_unit);
486 return (EINVAL);
487 }
488
489 segptr = tigon_addr & ~0x3;
490 segresid = tigon_addr - segptr;
491
492 /*
493 * This is the non-aligned amount left over that we'll need to
494 * copy.
495 */
496 resid = len & 0x3;
497
498 /* Add in the left over amount at the front of the buffer */
499 resid += segresid;
500
501 cnt = len & ~0x3;
502 /*
503 * If resid + segresid is >= 4, add multiples of 4 to the count and
504 * decrease the residual by that much.
505 */
506 cnt += resid & ~0x3;
507 resid -= resid & ~0x3;
508
509 ptr = buf;
510
511 first_pass = 1;
512
513 /*
514 * Make sure we aren't interrupted while we're changing the window
515 * pointer.
516 */
517 TI_LOCK(sc);
518
519 /*
520 * Save the old window base value.
521 */
522 origwin = CSR_READ_4(sc, TI_WINBASE);
523
524 while (cnt) {
525 bus_size_t ti_offset;
526
527 if (cnt < TI_WINLEN)
528 segsize = cnt;
529 else
530 segsize = TI_WINLEN - (segptr % TI_WINLEN);
531 CSR_WRITE_4(sc, TI_WINBASE, (segptr & ~(TI_WINLEN - 1)));
532
533 ti_offset = TI_WINDOW + (segptr & (TI_WINLEN -1));
534
535 if (readdata) {
536
537 bus_space_read_region_4(sc->ti_btag,
538 sc->ti_bhandle, ti_offset,
539 (u_int32_t *)tmparray,
540 segsize >> 2);
541 if (useraddr) {
542 /*
543 * Yeah, this is a little on the kludgy
544 * side, but at least this code is only
545 * used for debugging.
546 */
547 ti_bcopy_swap(tmparray, tmparray2, segsize,
548 TI_SWAP_NTOH);
549
550 if (first_pass) {
551 copyout(&tmparray2[segresid], ptr,
552 segsize - segresid);
553 first_pass = 0;
554 } else
555 copyout(tmparray2, ptr, segsize);
556 } else {
557 if (first_pass) {
558
559 ti_bcopy_swap(tmparray, tmparray2,
560 segsize, TI_SWAP_NTOH);
561 bcopy(&tmparray2[segresid], ptr,
562 segsize - segresid);
563 first_pass = 0;
564 } else
565 ti_bcopy_swap(tmparray, ptr, segsize,
566 TI_SWAP_NTOH);
567 }
568
569 } else {
570 if (useraddr) {
571 copyin(ptr, tmparray2, segsize);
572 ti_bcopy_swap(tmparray2, tmparray, segsize,
573 TI_SWAP_HTON);
574 } else
575 ti_bcopy_swap(ptr, tmparray, segsize,
576 TI_SWAP_HTON);
577
578 bus_space_write_region_4(sc->ti_btag,
579 sc->ti_bhandle, ti_offset,
580 (u_int32_t *)tmparray,
581 segsize >> 2);
582 }
583 segptr += segsize;
584 ptr += segsize;
585 cnt -= segsize;
586 }
587
588 /*
589 * Handle leftover, non-word-aligned bytes.
590 */
591 if (resid != 0) {
592 u_int32_t tmpval, tmpval2;
593 bus_size_t ti_offset;
594
595 /*
596 * Set the segment pointer.
597 */
598 CSR_WRITE_4(sc, TI_WINBASE, (segptr & ~(TI_WINLEN - 1)));
599
600 ti_offset = TI_WINDOW + (segptr & (TI_WINLEN - 1));
601
602 /*
603 * First, grab whatever is in our source/destination.
604 * We'll obviously need this for reads, but also for
605 * writes, since we'll be doing read/modify/write.
606 */
607 bus_space_read_region_4(sc->ti_btag, sc->ti_bhandle,
608 ti_offset, &tmpval, 1);
609
610 /*
611 * Next, translate this from little-endian to big-endian
612 * (at least on i386 boxes).
613 */
614 tmpval2 = ntohl(tmpval);
615
616 if (readdata) {
617 /*
618 * If we're reading, just copy the leftover number
619 * of bytes from the host byte order buffer to
620 * the user's buffer.
621 */
622 if (useraddr)
623 copyout(&tmpval2, ptr, resid);
624 else
625 bcopy(&tmpval2, ptr, resid);
626 } else {
627 /*
628 * If we're writing, first copy the bytes to be
629 * written into the network byte order buffer,
630 * leaving the rest of the buffer with whatever was
631 * originally in there. Then, swap the bytes
632 * around into host order and write them out.
633 *
634 * XXX KDM the read side of this has been verified
635 * to work, but the write side of it has not been
636 * verified. So user beware.
637 */
638 if (useraddr)
639 copyin(ptr, &tmpval2, resid);
640 else
641 bcopy(ptr, &tmpval2, resid);
642
643 tmpval = htonl(tmpval2);
644
645 bus_space_write_region_4(sc->ti_btag, sc->ti_bhandle,
646 ti_offset, &tmpval, 1);
647 }
648 }
649
650 CSR_WRITE_4(sc, TI_WINBASE, origwin);
651
652 TI_UNLOCK(sc);
653
654 return (0);
655 }
656
657 static int
658 ti_copy_scratch(sc, tigon_addr, len, buf, useraddr, readdata, cpu)
659 struct ti_softc *sc;
660 u_int32_t tigon_addr, len;
661 caddr_t buf;
662 int useraddr, readdata;
663 int cpu;
664 {
665 u_int32_t segptr;
666 int cnt;
667 u_int32_t tmpval, tmpval2;
668 caddr_t ptr;
669
670 /*
671 * At the moment, we don't handle non-aligned cases, we just bail.
672 * If this proves to be a problem, it will be fixed.
673 */
674 if (tigon_addr & 0x3) {
675 printf("ti%d: ti_copy_scratch: tigon address %#x isn't "
676 "word-aligned\n", sc->ti_unit, tigon_addr);
677 return (EINVAL);
678 }
679
680 if (len & 0x3) {
681 printf("ti%d: ti_copy_scratch: transfer length %d isn't "
682 "word-aligned\n", sc->ti_unit, len);
683 return (EINVAL);
684 }
685
686 segptr = tigon_addr;
687 cnt = len;
688 ptr = buf;
689
690 TI_LOCK(sc);
691
692 while (cnt) {
693 CSR_WRITE_4(sc, CPU_REG(TI_SRAM_ADDR, cpu), segptr);
694
695 if (readdata) {
696 tmpval2 = CSR_READ_4(sc, CPU_REG(TI_SRAM_DATA, cpu));
697
698 tmpval = ntohl(tmpval2);
699
700 /*
701 * Note: I've used this debugging interface
702 * extensively with Alteon's 12.3.15 firmware,
703 * compiled with GCC 2.7.2.1 and binutils 2.9.1.
704 *
705 * When you compile the firmware without
706 * optimization, which is necessary sometimes in
707 * order to properly step through it, you sometimes
708 * read out a bogus value of 0xc0017c instead of
709 * whatever was supposed to be in that scratchpad
710 * location. That value is on the stack somewhere,
711 * but I've never been able to figure out what was
712 * causing the problem.
713 *
714 * The address seems to pop up in random places,
715 * often not in the same place on two subsequent
716 * reads.
717 *
718 * In any case, the underlying data doesn't seem
719 * to be affected, just the value read out.
720 *
721 * KDM, 3/7/2000
722 */
723
724 if (tmpval2 == 0xc0017c)
725 printf("ti%d: found 0xc0017c at %#x "
726 "(tmpval2)\n", sc->ti_unit, segptr);
727
728 if (tmpval == 0xc0017c)
729 printf("ti%d: found 0xc0017c at %#x "
730 "(tmpval)\n", sc->ti_unit, segptr);
731
732 if (useraddr)
733 copyout(&tmpval, ptr, 4);
734 else
735 bcopy(&tmpval, ptr, 4);
736 } else {
737 if (useraddr)
738 copyin(ptr, &tmpval2, 4);
739 else
740 bcopy(ptr, &tmpval2, 4);
741
742 tmpval = htonl(tmpval2);
743
744 CSR_WRITE_4(sc, CPU_REG(TI_SRAM_DATA, cpu), tmpval);
745 }
746
747 cnt -= 4;
748 segptr += 4;
749 ptr += 4;
750 }
751
752 TI_UNLOCK(sc);
753
754 return (0);
755 }
756
757 static int
758 ti_bcopy_swap(src, dst, len, swap_type)
759 const void *src;
760 void *dst;
761 size_t len;
762 ti_swap_type swap_type;
763 {
764 const u_int8_t *tmpsrc;
765 u_int8_t *tmpdst;
766 size_t tmplen;
767
768 if (len & 0x3) {
769 printf("ti_bcopy_swap: length %zd isn't 32-bit aligned\n",
770 len);
771 return (-1);
772 }
773
774 tmpsrc = src;
775 tmpdst = dst;
776 tmplen = len;
777
778 while (tmplen) {
779 if (swap_type == TI_SWAP_NTOH)
780 *(u_int32_t *)tmpdst =
781 ntohl(*(const u_int32_t *)tmpsrc);
782 else
783 *(u_int32_t *)tmpdst =
784 htonl(*(const u_int32_t *)tmpsrc);
785
786 tmpsrc += 4;
787 tmpdst += 4;
788 tmplen -= 4;
789 }
790
791 return (0);
792 }
793
794 /*
795 * Load firmware image into the NIC. Check that the firmware revision
796 * is acceptable and see if we want the firmware for the Tigon 1 or
797 * Tigon 2.
798 */
799 static void
800 ti_loadfw(sc)
801 struct ti_softc *sc;
802 {
803 switch (sc->ti_hwrev) {
804 case TI_HWREV_TIGON:
805 if (tigonFwReleaseMajor != TI_FIRMWARE_MAJOR ||
806 tigonFwReleaseMinor != TI_FIRMWARE_MINOR ||
807 tigonFwReleaseFix != TI_FIRMWARE_FIX) {
808 printf("ti%d: firmware revision mismatch; want "
809 "%d.%d.%d, got %d.%d.%d\n", sc->ti_unit,
810 TI_FIRMWARE_MAJOR, TI_FIRMWARE_MINOR,
811 TI_FIRMWARE_FIX, tigonFwReleaseMajor,
812 tigonFwReleaseMinor, tigonFwReleaseFix);
813 return;
814 }
815 ti_mem(sc, tigonFwTextAddr, tigonFwTextLen,
816 (caddr_t)tigonFwText);
817 ti_mem(sc, tigonFwDataAddr, tigonFwDataLen,
818 (caddr_t)tigonFwData);
819 ti_mem(sc, tigonFwRodataAddr, tigonFwRodataLen,
820 (caddr_t)tigonFwRodata);
821 ti_mem(sc, tigonFwBssAddr, tigonFwBssLen, NULL);
822 ti_mem(sc, tigonFwSbssAddr, tigonFwSbssLen, NULL);
823 CSR_WRITE_4(sc, TI_CPU_PROGRAM_COUNTER, tigonFwStartAddr);
824 break;
825 case TI_HWREV_TIGON_II:
826 if (tigon2FwReleaseMajor != TI_FIRMWARE_MAJOR ||
827 tigon2FwReleaseMinor != TI_FIRMWARE_MINOR ||
828 tigon2FwReleaseFix != TI_FIRMWARE_FIX) {
829 printf("ti%d: firmware revision mismatch; want "
830 "%d.%d.%d, got %d.%d.%d\n", sc->ti_unit,
831 TI_FIRMWARE_MAJOR, TI_FIRMWARE_MINOR,
832 TI_FIRMWARE_FIX, tigon2FwReleaseMajor,
833 tigon2FwReleaseMinor, tigon2FwReleaseFix);
834 return;
835 }
836 ti_mem(sc, tigon2FwTextAddr, tigon2FwTextLen,
837 (caddr_t)tigon2FwText);
838 ti_mem(sc, tigon2FwDataAddr, tigon2FwDataLen,
839 (caddr_t)tigon2FwData);
840 ti_mem(sc, tigon2FwRodataAddr, tigon2FwRodataLen,
841 (caddr_t)tigon2FwRodata);
842 ti_mem(sc, tigon2FwBssAddr, tigon2FwBssLen, NULL);
843 ti_mem(sc, tigon2FwSbssAddr, tigon2FwSbssLen, NULL);
844 CSR_WRITE_4(sc, TI_CPU_PROGRAM_COUNTER, tigon2FwStartAddr);
845 break;
846 default:
847 printf("ti%d: can't load firmware: unknown hardware rev\n",
848 sc->ti_unit);
849 break;
850 }
851 }
852
853 /*
854 * Send the NIC a command via the command ring.
855 */
856 static void
857 ti_cmd(sc, cmd)
858 struct ti_softc *sc;
859 struct ti_cmd_desc *cmd;
860 {
861 u_int32_t index;
862
863 if (sc->ti_rdata->ti_cmd_ring == NULL)
864 return;
865
866 index = sc->ti_cmd_saved_prodidx;
867 CSR_WRITE_4(sc, TI_GCR_CMDRING + (index * 4), *(u_int32_t *)(cmd));
868 TI_INC(index, TI_CMD_RING_CNT);
869 CSR_WRITE_4(sc, TI_MB_CMDPROD_IDX, index);
870 sc->ti_cmd_saved_prodidx = index;
871 }
872
873 /*
874 * Send the NIC an extended command. The 'len' parameter specifies the
875 * number of command slots to include after the initial command.
876 */
877 static void
878 ti_cmd_ext(sc, cmd, arg, len)
879 struct ti_softc *sc;
880 struct ti_cmd_desc *cmd;
881 caddr_t arg;
882 int len;
883 {
884 u_int32_t index;
885 register int i;
886
887 if (sc->ti_rdata->ti_cmd_ring == NULL)
888 return;
889
890 index = sc->ti_cmd_saved_prodidx;
891 CSR_WRITE_4(sc, TI_GCR_CMDRING + (index * 4), *(u_int32_t *)(cmd));
892 TI_INC(index, TI_CMD_RING_CNT);
893 for (i = 0; i < len; i++) {
894 CSR_WRITE_4(sc, TI_GCR_CMDRING + (index * 4),
895 *(u_int32_t *)(&arg[i * 4]));
896 TI_INC(index, TI_CMD_RING_CNT);
897 }
898 CSR_WRITE_4(sc, TI_MB_CMDPROD_IDX, index);
899 sc->ti_cmd_saved_prodidx = index;
900 }
901
902 /*
903 * Handle events that have triggered interrupts.
904 */
905 static void
906 ti_handle_events(sc)
907 struct ti_softc *sc;
908 {
909 struct ti_event_desc *e;
910
911 if (sc->ti_rdata->ti_event_ring == NULL)
912 return;
913
914 while (sc->ti_ev_saved_considx != sc->ti_ev_prodidx.ti_idx) {
915 e = &sc->ti_rdata->ti_event_ring[sc->ti_ev_saved_considx];
916 switch (e->ti_event) {
917 case TI_EV_LINKSTAT_CHANGED:
918 sc->ti_linkstat = e->ti_code;
919 if (e->ti_code == TI_EV_CODE_LINK_UP)
920 printf("ti%d: 10/100 link up\n", sc->ti_unit);
921 else if (e->ti_code == TI_EV_CODE_GIG_LINK_UP)
922 printf("ti%d: gigabit link up\n", sc->ti_unit);
923 else if (e->ti_code == TI_EV_CODE_LINK_DOWN)
924 printf("ti%d: link down\n", sc->ti_unit);
925 break;
926 case TI_EV_ERROR:
927 if (e->ti_code == TI_EV_CODE_ERR_INVAL_CMD)
928 printf("ti%d: invalid command\n", sc->ti_unit);
929 else if (e->ti_code == TI_EV_CODE_ERR_UNIMP_CMD)
930 printf("ti%d: unknown command\n", sc->ti_unit);
931 else if (e->ti_code == TI_EV_CODE_ERR_BADCFG)
932 printf("ti%d: bad config data\n", sc->ti_unit);
933 break;
934 case TI_EV_FIRMWARE_UP:
935 ti_init2(sc);
936 break;
937 case TI_EV_STATS_UPDATED:
938 ti_stats_update(sc);
939 break;
940 case TI_EV_RESET_JUMBO_RING:
941 case TI_EV_MCAST_UPDATED:
942 /* Who cares. */
943 break;
944 default:
945 printf("ti%d: unknown event: %d\n",
946 sc->ti_unit, e->ti_event);
947 break;
948 }
949 /* Advance the consumer index. */
950 TI_INC(sc->ti_ev_saved_considx, TI_EVENT_RING_CNT);
951 CSR_WRITE_4(sc, TI_GCR_EVENTCONS_IDX, sc->ti_ev_saved_considx);
952 }
953 }
954
955 #ifdef TI_PRIVATE_JUMBOS
956
957 /*
958 * Memory management for the jumbo receive ring is a pain in the
959 * butt. We need to allocate at least 9018 bytes of space per frame,
960 * _and_ it has to be contiguous (unless you use the extended
961 * jumbo descriptor format). Using malloc() all the time won't
962 * work: malloc() allocates memory in powers of two, which means we
963 * would end up wasting a considerable amount of space by allocating
964 * 9K chunks. We don't have a jumbo mbuf cluster pool. Thus, we have
965 * to do our own memory management.
966 *
967 * The driver needs to allocate a contiguous chunk of memory at boot
968 * time. We then chop this up ourselves into 9K pieces and use them
969 * as external mbuf storage.
970 *
971 * One issue here is how much memory to allocate. The jumbo ring has
972 * 256 slots in it, but at 9K per slot than can consume over 2MB of
973 * RAM. This is a bit much, especially considering we also need
974 * RAM for the standard ring and mini ring (on the Tigon 2). To
975 * save space, we only actually allocate enough memory for 64 slots
976 * by default, which works out to between 500 and 600K. This can
977 * be tuned by changing a #define in if_tireg.h.
978 */
979
980 static int
981 ti_alloc_jumbo_mem(sc)
982 struct ti_softc *sc;
983 {
984 caddr_t ptr;
985 register int i;
986 struct ti_jpool_entry *entry;
987
988 /* Grab a big chunk o' storage. */
989 sc->ti_cdata.ti_jumbo_buf = contigmalloc(TI_JMEM, M_DEVBUF,
990 M_NOWAIT, 0, 0xffffffff, PAGE_SIZE, 0);
991
992 if (sc->ti_cdata.ti_jumbo_buf == NULL) {
993 printf("ti%d: no memory for jumbo buffers!\n", sc->ti_unit);
994 return (ENOBUFS);
995 }
996
997 SLIST_INIT(&sc->ti_jfree_listhead);
998 SLIST_INIT(&sc->ti_jinuse_listhead);
999
1000 /*
1001 * Now divide it up into 9K pieces and save the addresses
1002 * in an array.
1003 */
1004 ptr = sc->ti_cdata.ti_jumbo_buf;
1005 for (i = 0; i < TI_JSLOTS; i++) {
1006 sc->ti_cdata.ti_jslots[i] = ptr;
1007 ptr += TI_JLEN;
1008 entry = malloc(sizeof(struct ti_jpool_entry),
1009 M_DEVBUF, M_NOWAIT);
1010 if (entry == NULL) {
1011 contigfree(sc->ti_cdata.ti_jumbo_buf, TI_JMEM,
1012 M_DEVBUF);
1013 sc->ti_cdata.ti_jumbo_buf = NULL;
1014 printf("ti%d: no memory for jumbo "
1015 "buffer queue!\n", sc->ti_unit);
1016 return (ENOBUFS);
1017 }
1018 entry->slot = i;
1019 SLIST_INSERT_HEAD(&sc->ti_jfree_listhead, entry, jpool_entries);
1020 }
1021
1022 return (0);
1023 }
1024
1025 /*
1026 * Allocate a jumbo buffer.
1027 */
1028 static void *ti_jalloc(sc)
1029 struct ti_softc *sc;
1030 {
1031 struct ti_jpool_entry *entry;
1032
1033 entry = SLIST_FIRST(&sc->ti_jfree_listhead);
1034
1035 if (entry == NULL) {
1036 printf("ti%d: no free jumbo buffers\n", sc->ti_unit);
1037 return (NULL);
1038 }
1039
1040 SLIST_REMOVE_HEAD(&sc->ti_jfree_listhead, jpool_entries);
1041 SLIST_INSERT_HEAD(&sc->ti_jinuse_listhead, entry, jpool_entries);
1042 return (sc->ti_cdata.ti_jslots[entry->slot]);
1043 }
1044
1045 /*
1046 * Release a jumbo buffer.
1047 */
1048 static void
1049 ti_jfree(buf, args)
1050 void *buf;
1051 void *args;
1052 {
1053 struct ti_softc *sc;
1054 int i;
1055 struct ti_jpool_entry *entry;
1056
1057 /* Extract the softc struct pointer. */
1058 sc = (struct ti_softc *)args;
1059
1060 if (sc == NULL)
1061 panic("ti_jfree: didn't get softc pointer!");
1062
1063 /* calculate the slot this buffer belongs to */
1064 i = ((vm_offset_t)buf
1065 - (vm_offset_t)sc->ti_cdata.ti_jumbo_buf) / TI_JLEN;
1066
1067 if ((i < 0) || (i >= TI_JSLOTS))
1068 panic("ti_jfree: asked to free buffer that we don't manage!");
1069
1070 entry = SLIST_FIRST(&sc->ti_jinuse_listhead);
1071 if (entry == NULL)
1072 panic("ti_jfree: buffer not in use!");
1073 entry->slot = i;
1074 SLIST_REMOVE_HEAD(&sc->ti_jinuse_listhead, jpool_entries);
1075 SLIST_INSERT_HEAD(&sc->ti_jfree_listhead, entry, jpool_entries);
1076 }
1077
1078 #endif /* TI_PRIVATE_JUMBOS */
1079
1080 /*
1081 * Intialize a standard receive ring descriptor.
1082 */
1083 static int
1084 ti_newbuf_std(sc, i, m)
1085 struct ti_softc *sc;
1086 int i;
1087 struct mbuf *m;
1088 {
1089 struct mbuf *m_new = NULL;
1090 struct ti_rx_desc *r;
1091
1092 if (m == NULL) {
1093 MGETHDR(m_new, M_DONTWAIT, MT_DATA);
1094 if (m_new == NULL)
1095 return (ENOBUFS);
1096
1097 MCLGET(m_new, M_DONTWAIT);
1098 if (!(m_new->m_flags & M_EXT)) {
1099 m_freem(m_new);
1100 return (ENOBUFS);
1101 }
1102 m_new->m_len = m_new->m_pkthdr.len = MCLBYTES;
1103 } else {
1104 m_new = m;
1105 m_new->m_len = m_new->m_pkthdr.len = MCLBYTES;
1106 m_new->m_data = m_new->m_ext.ext_buf;
1107 }
1108
1109 m_adj(m_new, ETHER_ALIGN);
1110 sc->ti_cdata.ti_rx_std_chain[i] = m_new;
1111 r = &sc->ti_rdata->ti_rx_std_ring[i];
1112 TI_HOSTADDR(r->ti_addr) = vtophys(mtod(m_new, caddr_t));
1113 r->ti_type = TI_BDTYPE_RECV_BD;
1114 r->ti_flags = 0;
1115 if (sc->arpcom.ac_if.if_hwassist)
1116 r->ti_flags |= TI_BDFLAG_TCP_UDP_CKSUM | TI_BDFLAG_IP_CKSUM;
1117 r->ti_len = m_new->m_len;
1118 r->ti_idx = i;
1119
1120 return (0);
1121 }
1122
1123 /*
1124 * Intialize a mini receive ring descriptor. This only applies to
1125 * the Tigon 2.
1126 */
1127 static int
1128 ti_newbuf_mini(sc, i, m)
1129 struct ti_softc *sc;
1130 int i;
1131 struct mbuf *m;
1132 {
1133 struct mbuf *m_new = NULL;
1134 struct ti_rx_desc *r;
1135
1136 if (m == NULL) {
1137 MGETHDR(m_new, M_DONTWAIT, MT_DATA);
1138 if (m_new == NULL) {
1139 return (ENOBUFS);
1140 }
1141 m_new->m_len = m_new->m_pkthdr.len = MHLEN;
1142 } else {
1143 m_new = m;
1144 m_new->m_data = m_new->m_pktdat;
1145 m_new->m_len = m_new->m_pkthdr.len = MHLEN;
1146 }
1147
1148 m_adj(m_new, ETHER_ALIGN);
1149 r = &sc->ti_rdata->ti_rx_mini_ring[i];
1150 sc->ti_cdata.ti_rx_mini_chain[i] = m_new;
1151 TI_HOSTADDR(r->ti_addr) = vtophys(mtod(m_new, caddr_t));
1152 r->ti_type = TI_BDTYPE_RECV_BD;
1153 r->ti_flags = TI_BDFLAG_MINI_RING;
1154 if (sc->arpcom.ac_if.if_hwassist)
1155 r->ti_flags |= TI_BDFLAG_TCP_UDP_CKSUM | TI_BDFLAG_IP_CKSUM;
1156 r->ti_len = m_new->m_len;
1157 r->ti_idx = i;
1158
1159 return (0);
1160 }
1161
1162 #ifdef TI_PRIVATE_JUMBOS
1163
1164 /*
1165 * Initialize a jumbo receive ring descriptor. This allocates
1166 * a jumbo buffer from the pool managed internally by the driver.
1167 */
1168 static int
1169 ti_newbuf_jumbo(sc, i, m)
1170 struct ti_softc *sc;
1171 int i;
1172 struct mbuf *m;
1173 {
1174 struct mbuf *m_new = NULL;
1175 struct ti_rx_desc *r;
1176
1177 if (m == NULL) {
1178 caddr_t *buf = NULL;
1179
1180 /* Allocate the mbuf. */
1181 MGETHDR(m_new, M_DONTWAIT, MT_DATA);
1182 if (m_new == NULL) {
1183 return (ENOBUFS);
1184 }
1185
1186 /* Allocate the jumbo buffer */
1187 buf = ti_jalloc(sc);
1188 if (buf == NULL) {
1189 m_freem(m_new);
1190 printf("ti%d: jumbo allocation failed "
1191 "-- packet dropped!\n", sc->ti_unit);
1192 return (ENOBUFS);
1193 }
1194
1195 /* Attach the buffer to the mbuf. */
1196 m_new->m_data = (void *) buf;
1197 m_new->m_len = m_new->m_pkthdr.len = TI_JUMBO_FRAMELEN;
1198 MEXTADD(m_new, buf, TI_JUMBO_FRAMELEN, ti_jfree,
1199 (struct ti_softc *)sc, 0, EXT_NET_DRV);
1200 } else {
1201 m_new = m;
1202 m_new->m_data = m_new->m_ext.ext_buf;
1203 m_new->m_ext.ext_size = TI_JUMBO_FRAMELEN;
1204 }
1205
1206 m_adj(m_new, ETHER_ALIGN);
1207 /* Set up the descriptor. */
1208 r = &sc->ti_rdata->ti_rx_jumbo_ring[i];
1209 sc->ti_cdata.ti_rx_jumbo_chain[i] = m_new;
1210 TI_HOSTADDR(r->ti_addr) = vtophys(mtod(m_new, caddr_t));
1211 r->ti_type = TI_BDTYPE_RECV_JUMBO_BD;
1212 r->ti_flags = TI_BDFLAG_JUMBO_RING;
1213 if (sc->arpcom.ac_if.if_hwassist)
1214 r->ti_flags |= TI_BDFLAG_TCP_UDP_CKSUM | TI_BDFLAG_IP_CKSUM;
1215 r->ti_len = m_new->m_len;
1216 r->ti_idx = i;
1217
1218 return (0);
1219 }
1220
1221 #else
1222 #include <vm/vm_page.h>
1223
1224 #if (PAGE_SIZE == 4096)
1225 #define NPAYLOAD 2
1226 #else
1227 #define NPAYLOAD 1
1228 #endif
1229
1230 #define TCP_HDR_LEN (52 + sizeof(struct ether_header))
1231 #define UDP_HDR_LEN (28 + sizeof(struct ether_header))
1232 #define NFS_HDR_LEN (UDP_HDR_LEN)
1233 static int HDR_LEN = TCP_HDR_LEN;
1234
1235
1236 /*
1237 * Initialize a jumbo receive ring descriptor. This allocates
1238 * a jumbo buffer from the pool managed internally by the driver.
1239 */
1240 static int
1241 ti_newbuf_jumbo(sc, idx, m_old)
1242 struct ti_softc *sc;
1243 int idx;
1244 struct mbuf *m_old;
1245 {
1246 struct mbuf *cur, *m_new = NULL;
1247 struct mbuf *m[3] = {NULL, NULL, NULL};
1248 struct ti_rx_desc_ext *r;
1249 vm_page_t frame;
1250 /* 1 extra buf to make nobufs easy*/
1251 caddr_t buf[3] = {NULL, NULL, NULL};
1252 int i;
1253
1254 if (m_old != NULL) {
1255 m_new = m_old;
1256 cur = m_old->m_next;
1257 for (i = 0; i <= NPAYLOAD; i++){
1258 m[i] = cur;
1259 cur = cur->m_next;
1260 }
1261 } else {
1262 /* Allocate the mbufs. */
1263 MGETHDR(m_new, M_DONTWAIT, MT_DATA);
1264 if (m_new == NULL) {
1265 printf("ti%d: mbuf allocation failed "
1266 "-- packet dropped!\n", sc->ti_unit);
1267 goto nobufs;
1268 }
1269 MGET(m[NPAYLOAD], M_DONTWAIT, MT_DATA);
1270 if (m[NPAYLOAD] == NULL) {
1271 printf("ti%d: cluster mbuf allocation failed "
1272 "-- packet dropped!\n", sc->ti_unit);
1273 goto nobufs;
1274 }
1275 MCLGET(m[NPAYLOAD], M_DONTWAIT);
1276 if ((m[NPAYLOAD]->m_flags & M_EXT) == 0) {
1277 printf("ti%d: mbuf allocation failed "
1278 "-- packet dropped!\n", sc->ti_unit);
1279 goto nobufs;
1280 }
1281 m[NPAYLOAD]->m_len = MCLBYTES;
1282
1283 for (i = 0; i < NPAYLOAD; i++){
1284 MGET(m[i], M_DONTWAIT, MT_DATA);
1285 if (m[i] == NULL) {
1286 printf("ti%d: mbuf allocation failed "
1287 "-- packet dropped!\n", sc->ti_unit);
1288 goto nobufs;
1289 }
1290 if (!(frame = jumbo_pg_alloc())){
1291 printf("ti%d: buffer allocation failed "
1292 "-- packet dropped!\n", sc->ti_unit);
1293 printf(" index %d page %d\n", idx, i);
1294 goto nobufs;
1295 }
1296 buf[i] = jumbo_phys_to_kva(VM_PAGE_TO_PHYS(frame));
1297 }
1298 for (i = 0; i < NPAYLOAD; i++){
1299 /* Attach the buffer to the mbuf. */
1300 m[i]->m_data = (void *)buf[i];
1301 m[i]->m_len = PAGE_SIZE;
1302 MEXTADD(m[i], (void *)buf[i], PAGE_SIZE,
1303 jumbo_freem, NULL, 0, EXT_DISPOSABLE);
1304 m[i]->m_next = m[i+1];
1305 }
1306 /* link the buffers to the header */
1307 m_new->m_next = m[0];
1308 m_new->m_data += ETHER_ALIGN;
1309 if (sc->ti_hdrsplit)
1310 m_new->m_len = MHLEN - ETHER_ALIGN;
1311 else
1312 m_new->m_len = HDR_LEN;
1313 m_new->m_pkthdr.len = NPAYLOAD * PAGE_SIZE + m_new->m_len;
1314 }
1315
1316 /* Set up the descriptor. */
1317 r = &sc->ti_rdata->ti_rx_jumbo_ring[idx];
1318 sc->ti_cdata.ti_rx_jumbo_chain[idx] = m_new;
1319 TI_HOSTADDR(r->ti_addr0) = vtophys(mtod(m_new, caddr_t));
1320 r->ti_len0 = m_new->m_len;
1321
1322 TI_HOSTADDR(r->ti_addr1) = vtophys(mtod(m[0], caddr_t));
1323 r->ti_len1 = PAGE_SIZE;
1324
1325 TI_HOSTADDR(r->ti_addr2) = vtophys(mtod(m[1], caddr_t));
1326 r->ti_len2 = m[1]->m_ext.ext_size; /* could be PAGE_SIZE or MCLBYTES */
1327
1328 if (PAGE_SIZE == 4096) {
1329 TI_HOSTADDR(r->ti_addr3) = vtophys(mtod(m[2], caddr_t));
1330 r->ti_len3 = MCLBYTES;
1331 } else {
1332 r->ti_len3 = 0;
1333 }
1334 r->ti_type = TI_BDTYPE_RECV_JUMBO_BD;
1335
1336 r->ti_flags = TI_BDFLAG_JUMBO_RING|TI_RCB_FLAG_USE_EXT_RX_BD;
1337
1338 if (sc->arpcom.ac_if.if_hwassist)
1339 r->ti_flags |= TI_BDFLAG_TCP_UDP_CKSUM|TI_BDFLAG_IP_CKSUM;
1340
1341 r->ti_idx = idx;
1342
1343 return (0);
1344
1345 nobufs:
1346
1347 /*
1348 * Warning! :
1349 * This can only be called before the mbufs are strung together.
1350 * If the mbufs are strung together, m_freem() will free the chain,
1351 * so that the later mbufs will be freed multiple times.
1352 */
1353 if (m_new)
1354 m_freem(m_new);
1355
1356 for (i = 0; i < 3; i++) {
1357 if (m[i])
1358 m_freem(m[i]);
1359 if (buf[i])
1360 jumbo_pg_free((vm_offset_t)buf[i]);
1361 }
1362 return (ENOBUFS);
1363 }
1364 #endif
1365
1366
1367
1368 /*
1369 * The standard receive ring has 512 entries in it. At 2K per mbuf cluster,
1370 * that's 1MB or memory, which is a lot. For now, we fill only the first
1371 * 256 ring entries and hope that our CPU is fast enough to keep up with
1372 * the NIC.
1373 */
1374 static int
1375 ti_init_rx_ring_std(sc)
1376 struct ti_softc *sc;
1377 {
1378 register int i;
1379 struct ti_cmd_desc cmd;
1380
1381 for (i = 0; i < TI_SSLOTS; i++) {
1382 if (ti_newbuf_std(sc, i, NULL) == ENOBUFS)
1383 return (ENOBUFS);
1384 };
1385
1386 TI_UPDATE_STDPROD(sc, i - 1);
1387 sc->ti_std = i - 1;
1388
1389 return (0);
1390 }
1391
1392 static void
1393 ti_free_rx_ring_std(sc)
1394 struct ti_softc *sc;
1395 {
1396 register int i;
1397
1398 for (i = 0; i < TI_STD_RX_RING_CNT; i++) {
1399 if (sc->ti_cdata.ti_rx_std_chain[i] != NULL) {
1400 m_freem(sc->ti_cdata.ti_rx_std_chain[i]);
1401 sc->ti_cdata.ti_rx_std_chain[i] = NULL;
1402 }
1403 bzero((char *)&sc->ti_rdata->ti_rx_std_ring[i],
1404 sizeof(struct ti_rx_desc));
1405 }
1406 }
1407
1408 static int
1409 ti_init_rx_ring_jumbo(sc)
1410 struct ti_softc *sc;
1411 {
1412 register int i;
1413 struct ti_cmd_desc cmd;
1414
1415 for (i = 0; i < TI_JUMBO_RX_RING_CNT; i++) {
1416 if (ti_newbuf_jumbo(sc, i, NULL) == ENOBUFS)
1417 return (ENOBUFS);
1418 };
1419
1420 TI_UPDATE_JUMBOPROD(sc, i - 1);
1421 sc->ti_jumbo = i - 1;
1422
1423 return (0);
1424 }
1425
1426 static void
1427 ti_free_rx_ring_jumbo(sc)
1428 struct ti_softc *sc;
1429 {
1430 register int i;
1431
1432 for (i = 0; i < TI_JUMBO_RX_RING_CNT; i++) {
1433 if (sc->ti_cdata.ti_rx_jumbo_chain[i] != NULL) {
1434 m_freem(sc->ti_cdata.ti_rx_jumbo_chain[i]);
1435 sc->ti_cdata.ti_rx_jumbo_chain[i] = NULL;
1436 }
1437 bzero((char *)&sc->ti_rdata->ti_rx_jumbo_ring[i],
1438 sizeof(struct ti_rx_desc));
1439 }
1440 }
1441
1442 static int
1443 ti_init_rx_ring_mini(sc)
1444 struct ti_softc *sc;
1445 {
1446 register int i;
1447
1448 for (i = 0; i < TI_MSLOTS; i++) {
1449 if (ti_newbuf_mini(sc, i, NULL) == ENOBUFS)
1450 return (ENOBUFS);
1451 };
1452
1453 TI_UPDATE_MINIPROD(sc, i - 1);
1454 sc->ti_mini = i - 1;
1455
1456 return (0);
1457 }
1458
1459 static void
1460 ti_free_rx_ring_mini(sc)
1461 struct ti_softc *sc;
1462 {
1463 register int i;
1464
1465 for (i = 0; i < TI_MINI_RX_RING_CNT; i++) {
1466 if (sc->ti_cdata.ti_rx_mini_chain[i] != NULL) {
1467 m_freem(sc->ti_cdata.ti_rx_mini_chain[i]);
1468 sc->ti_cdata.ti_rx_mini_chain[i] = NULL;
1469 }
1470 bzero((char *)&sc->ti_rdata->ti_rx_mini_ring[i],
1471 sizeof(struct ti_rx_desc));
1472 }
1473 }
1474
1475 static void
1476 ti_free_tx_ring(sc)
1477 struct ti_softc *sc;
1478 {
1479 register int i;
1480
1481 if (sc->ti_rdata->ti_tx_ring == NULL)
1482 return;
1483
1484 for (i = 0; i < TI_TX_RING_CNT; i++) {
1485 if (sc->ti_cdata.ti_tx_chain[i] != NULL) {
1486 m_freem(sc->ti_cdata.ti_tx_chain[i]);
1487 sc->ti_cdata.ti_tx_chain[i] = NULL;
1488 }
1489 bzero((char *)&sc->ti_rdata->ti_tx_ring[i],
1490 sizeof(struct ti_tx_desc));
1491 }
1492 }
1493
1494 static int
1495 ti_init_tx_ring(sc)
1496 struct ti_softc *sc;
1497 {
1498 sc->ti_txcnt = 0;
1499 sc->ti_tx_saved_considx = 0;
1500 CSR_WRITE_4(sc, TI_MB_SENDPROD_IDX, 0);
1501 return (0);
1502 }
1503
1504 /*
1505 * The Tigon 2 firmware has a new way to add/delete multicast addresses,
1506 * but we have to support the old way too so that Tigon 1 cards will
1507 * work.
1508 */
1509 static void
1510 ti_add_mcast(sc, addr)
1511 struct ti_softc *sc;
1512 struct ether_addr *addr;
1513 {
1514 struct ti_cmd_desc cmd;
1515 u_int16_t *m;
1516 u_int32_t ext[2] = {0, 0};
1517
1518 m = (u_int16_t *)&addr->octet[0];
1519
1520 switch (sc->ti_hwrev) {
1521 case TI_HWREV_TIGON:
1522 CSR_WRITE_4(sc, TI_GCR_MAR0, htons(m[0]));
1523 CSR_WRITE_4(sc, TI_GCR_MAR1, (htons(m[1]) << 16) | htons(m[2]));
1524 TI_DO_CMD(TI_CMD_ADD_MCAST_ADDR, 0, 0);
1525 break;
1526 case TI_HWREV_TIGON_II:
1527 ext[0] = htons(m[0]);
1528 ext[1] = (htons(m[1]) << 16) | htons(m[2]);
1529 TI_DO_CMD_EXT(TI_CMD_EXT_ADD_MCAST, 0, 0, (caddr_t)&ext, 2);
1530 break;
1531 default:
1532 printf("ti%d: unknown hwrev\n", sc->ti_unit);
1533 break;
1534 }
1535 }
1536
1537 static void
1538 ti_del_mcast(sc, addr)
1539 struct ti_softc *sc;
1540 struct ether_addr *addr;
1541 {
1542 struct ti_cmd_desc cmd;
1543 u_int16_t *m;
1544 u_int32_t ext[2] = {0, 0};
1545
1546 m = (u_int16_t *)&addr->octet[0];
1547
1548 switch (sc->ti_hwrev) {
1549 case TI_HWREV_TIGON:
1550 CSR_WRITE_4(sc, TI_GCR_MAR0, htons(m[0]));
1551 CSR_WRITE_4(sc, TI_GCR_MAR1, (htons(m[1]) << 16) | htons(m[2]));
1552 TI_DO_CMD(TI_CMD_DEL_MCAST_ADDR, 0, 0);
1553 break;
1554 case TI_HWREV_TIGON_II:
1555 ext[0] = htons(m[0]);
1556 ext[1] = (htons(m[1]) << 16) | htons(m[2]);
1557 TI_DO_CMD_EXT(TI_CMD_EXT_DEL_MCAST, 0, 0, (caddr_t)&ext, 2);
1558 break;
1559 default:
1560 printf("ti%d: unknown hwrev\n", sc->ti_unit);
1561 break;
1562 }
1563 }
1564
1565 /*
1566 * Configure the Tigon's multicast address filter.
1567 *
1568 * The actual multicast table management is a bit of a pain, thanks to
1569 * slight brain damage on the part of both Alteon and us. With our
1570 * multicast code, we are only alerted when the multicast address table
1571 * changes and at that point we only have the current list of addresses:
1572 * we only know the current state, not the previous state, so we don't
1573 * actually know what addresses were removed or added. The firmware has
1574 * state, but we can't get our grubby mits on it, and there is no 'delete
1575 * all multicast addresses' command. Hence, we have to maintain our own
1576 * state so we know what addresses have been programmed into the NIC at
1577 * any given time.
1578 */
1579 static void
1580 ti_setmulti(sc)
1581 struct ti_softc *sc;
1582 {
1583 struct ifnet *ifp;
1584 struct ifmultiaddr *ifma;
1585 struct ti_cmd_desc cmd;
1586 struct ti_mc_entry *mc;
1587 u_int32_t intrs;
1588
1589 ifp = &sc->arpcom.ac_if;
1590
1591 if (ifp->if_flags & IFF_ALLMULTI) {
1592 TI_DO_CMD(TI_CMD_SET_ALLMULTI, TI_CMD_CODE_ALLMULTI_ENB, 0);
1593 return;
1594 } else {
1595 TI_DO_CMD(TI_CMD_SET_ALLMULTI, TI_CMD_CODE_ALLMULTI_DIS, 0);
1596 }
1597
1598 /* Disable interrupts. */
1599 intrs = CSR_READ_4(sc, TI_MB_HOSTINTR);
1600 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 1);
1601
1602 /* First, zot all the existing filters. */
1603 while (SLIST_FIRST(&sc->ti_mc_listhead) != NULL) {
1604 mc = SLIST_FIRST(&sc->ti_mc_listhead);
1605 ti_del_mcast(sc, &mc->mc_addr);
1606 SLIST_REMOVE_HEAD(&sc->ti_mc_listhead, mc_entries);
1607 free(mc, M_DEVBUF);
1608 }
1609
1610 /* Now program new ones. */
1611 TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) {
1612 if (ifma->ifma_addr->sa_family != AF_LINK)
1613 continue;
1614 mc = malloc(sizeof(struct ti_mc_entry), M_DEVBUF, M_NOWAIT);
1615 bcopy(LLADDR((struct sockaddr_dl *)ifma->ifma_addr),
1616 (char *)&mc->mc_addr, ETHER_ADDR_LEN);
1617 SLIST_INSERT_HEAD(&sc->ti_mc_listhead, mc, mc_entries);
1618 ti_add_mcast(sc, &mc->mc_addr);
1619 }
1620
1621 /* Re-enable interrupts. */
1622 CSR_WRITE_4(sc, TI_MB_HOSTINTR, intrs);
1623 }
1624
1625 /*
1626 * Check to see if the BIOS has configured us for a 64 bit slot when
1627 * we aren't actually in one. If we detect this condition, we can work
1628 * around it on the Tigon 2 by setting a bit in the PCI state register,
1629 * but for the Tigon 1 we must give up and abort the interface attach.
1630 */
1631 static int ti_64bitslot_war(sc)
1632 struct ti_softc *sc;
1633 {
1634 if (!(CSR_READ_4(sc, TI_PCI_STATE) & TI_PCISTATE_32BIT_BUS)) {
1635 CSR_WRITE_4(sc, 0x600, 0);
1636 CSR_WRITE_4(sc, 0x604, 0);
1637 CSR_WRITE_4(sc, 0x600, 0x5555AAAA);
1638 if (CSR_READ_4(sc, 0x604) == 0x5555AAAA) {
1639 if (sc->ti_hwrev == TI_HWREV_TIGON)
1640 return (EINVAL);
1641 else {
1642 TI_SETBIT(sc, TI_PCI_STATE,
1643 TI_PCISTATE_32BIT_BUS);
1644 return (0);
1645 }
1646 }
1647 }
1648
1649 return (0);
1650 }
1651
1652 /*
1653 * Do endian, PCI and DMA initialization. Also check the on-board ROM
1654 * self-test results.
1655 */
1656 static int
1657 ti_chipinit(sc)
1658 struct ti_softc *sc;
1659 {
1660 u_int32_t cacheline;
1661 u_int32_t pci_writemax = 0;
1662 u_int32_t hdrsplit;
1663
1664 /* Initialize link to down state. */
1665 sc->ti_linkstat = TI_EV_CODE_LINK_DOWN;
1666
1667 if (sc->arpcom.ac_if.if_capenable & IFCAP_HWCSUM)
1668 sc->arpcom.ac_if.if_hwassist = TI_CSUM_FEATURES;
1669 else
1670 sc->arpcom.ac_if.if_hwassist = 0;
1671
1672 /* Set endianness before we access any non-PCI registers. */
1673 #if BYTE_ORDER == BIG_ENDIAN
1674 CSR_WRITE_4(sc, TI_MISC_HOST_CTL,
1675 TI_MHC_BIGENDIAN_INIT | (TI_MHC_BIGENDIAN_INIT << 24));
1676 #else
1677 CSR_WRITE_4(sc, TI_MISC_HOST_CTL,
1678 TI_MHC_LITTLEENDIAN_INIT | (TI_MHC_LITTLEENDIAN_INIT << 24));
1679 #endif
1680
1681 /* Check the ROM failed bit to see if self-tests passed. */
1682 if (CSR_READ_4(sc, TI_CPU_STATE) & TI_CPUSTATE_ROMFAIL) {
1683 printf("ti%d: board self-diagnostics failed!\n", sc->ti_unit);
1684 return (ENODEV);
1685 }
1686
1687 /* Halt the CPU. */
1688 TI_SETBIT(sc, TI_CPU_STATE, TI_CPUSTATE_HALT);
1689
1690 /* Figure out the hardware revision. */
1691 switch (CSR_READ_4(sc, TI_MISC_HOST_CTL) & TI_MHC_CHIP_REV_MASK) {
1692 case TI_REV_TIGON_I:
1693 sc->ti_hwrev = TI_HWREV_TIGON;
1694 break;
1695 case TI_REV_TIGON_II:
1696 sc->ti_hwrev = TI_HWREV_TIGON_II;
1697 break;
1698 default:
1699 printf("ti%d: unsupported chip revision\n", sc->ti_unit);
1700 return (ENODEV);
1701 }
1702
1703 /* Do special setup for Tigon 2. */
1704 if (sc->ti_hwrev == TI_HWREV_TIGON_II) {
1705 TI_SETBIT(sc, TI_CPU_CTL_B, TI_CPUSTATE_HALT);
1706 TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_SRAM_BANK_512K);
1707 TI_SETBIT(sc, TI_MISC_CONF, TI_MCR_SRAM_SYNCHRONOUS);
1708 }
1709
1710 /*
1711 * We don't have firmware source for the Tigon 1, so Tigon 1 boards
1712 * can't do header splitting.
1713 */
1714 #ifdef TI_JUMBO_HDRSPLIT
1715 if (sc->ti_hwrev != TI_HWREV_TIGON)
1716 sc->ti_hdrsplit = 1;
1717 else
1718 printf("ti%d: can't do header splitting on a Tigon I board\n",
1719 sc->ti_unit);
1720 #endif /* TI_JUMBO_HDRSPLIT */
1721
1722 /* Set up the PCI state register. */
1723 CSR_WRITE_4(sc, TI_PCI_STATE, TI_PCI_READ_CMD|TI_PCI_WRITE_CMD);
1724 if (sc->ti_hwrev == TI_HWREV_TIGON_II) {
1725 TI_SETBIT(sc, TI_PCI_STATE, TI_PCISTATE_USE_MEM_RD_MULT);
1726 }
1727
1728 /* Clear the read/write max DMA parameters. */
1729 TI_CLRBIT(sc, TI_PCI_STATE, (TI_PCISTATE_WRITE_MAXDMA|
1730 TI_PCISTATE_READ_MAXDMA));
1731
1732 /* Get cache line size. */
1733 cacheline = CSR_READ_4(sc, TI_PCI_BIST) & 0xFF;
1734
1735 /*
1736 * If the system has set enabled the PCI memory write
1737 * and invalidate command in the command register, set
1738 * the write max parameter accordingly. This is necessary
1739 * to use MWI with the Tigon 2.
1740 */
1741 if (CSR_READ_4(sc, TI_PCI_CMDSTAT) & PCIM_CMD_MWIEN) {
1742 switch (cacheline) {
1743 case 1:
1744 case 4:
1745 case 8:
1746 case 16:
1747 case 32:
1748 case 64:
1749 break;
1750 default:
1751 /* Disable PCI memory write and invalidate. */
1752 if (bootverbose)
1753 printf("ti%d: cache line size %d not "
1754 "supported; disabling PCI MWI\n",
1755 sc->ti_unit, cacheline);
1756 CSR_WRITE_4(sc, TI_PCI_CMDSTAT, CSR_READ_4(sc,
1757 TI_PCI_CMDSTAT) & ~PCIM_CMD_MWIEN);
1758 break;
1759 }
1760 }
1761
1762 #ifdef __brokenalpha__
1763 /*
1764 * From the Alteon sample driver:
1765 * Must insure that we do not cross an 8K (bytes) boundary
1766 * for DMA reads. Our highest limit is 1K bytes. This is a
1767 * restriction on some ALPHA platforms with early revision
1768 * 21174 PCI chipsets, such as the AlphaPC 164lx
1769 */
1770 TI_SETBIT(sc, TI_PCI_STATE, pci_writemax|TI_PCI_READMAX_1024);
1771 #else
1772 TI_SETBIT(sc, TI_PCI_STATE, pci_writemax);
1773 #endif
1774
1775 /* This sets the min dma param all the way up (0xff). */
1776 TI_SETBIT(sc, TI_PCI_STATE, TI_PCISTATE_MINDMA);
1777
1778 if (sc->ti_hdrsplit)
1779 hdrsplit = TI_OPMODE_JUMBO_HDRSPLIT;
1780 else
1781 hdrsplit = 0;
1782
1783 /* Configure DMA variables. */
1784 #if BYTE_ORDER == BIG_ENDIAN
1785 CSR_WRITE_4(sc, TI_GCR_OPMODE, TI_OPMODE_BYTESWAP_BD |
1786 TI_OPMODE_BYTESWAP_DATA | TI_OPMODE_WORDSWAP_BD |
1787 TI_OPMODE_WARN_ENB | TI_OPMODE_FATAL_ENB |
1788 TI_OPMODE_DONT_FRAG_JUMBO | hdrsplit);
1789 #else /* BYTE_ORDER */
1790 CSR_WRITE_4(sc, TI_GCR_OPMODE, TI_OPMODE_BYTESWAP_DATA|
1791 TI_OPMODE_WORDSWAP_BD|TI_OPMODE_DONT_FRAG_JUMBO|
1792 TI_OPMODE_WARN_ENB|TI_OPMODE_FATAL_ENB | hdrsplit);
1793 #endif /* BYTE_ORDER */
1794
1795 /*
1796 * Only allow 1 DMA channel to be active at a time.
1797 * I don't think this is a good idea, but without it
1798 * the firmware racks up lots of nicDmaReadRingFull
1799 * errors. This is not compatible with hardware checksums.
1800 */
1801 if (sc->arpcom.ac_if.if_hwassist == 0)
1802 TI_SETBIT(sc, TI_GCR_OPMODE, TI_OPMODE_1_DMA_ACTIVE);
1803
1804 /* Recommended settings from Tigon manual. */
1805 CSR_WRITE_4(sc, TI_GCR_DMA_WRITECFG, TI_DMA_STATE_THRESH_8W);
1806 CSR_WRITE_4(sc, TI_GCR_DMA_READCFG, TI_DMA_STATE_THRESH_8W);
1807
1808 if (ti_64bitslot_war(sc)) {
1809 printf("ti%d: bios thinks we're in a 64 bit slot, "
1810 "but we aren't", sc->ti_unit);
1811 return (EINVAL);
1812 }
1813
1814 return (0);
1815 }
1816
1817 /*
1818 * Initialize the general information block and firmware, and
1819 * start the CPU(s) running.
1820 */
1821 static int
1822 ti_gibinit(sc)
1823 struct ti_softc *sc;
1824 {
1825 struct ti_rcb *rcb;
1826 int i;
1827 struct ifnet *ifp;
1828
1829 ifp = &sc->arpcom.ac_if;
1830
1831 /* Disable interrupts for now. */
1832 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 1);
1833
1834 /* Tell the chip where to find the general information block. */
1835 CSR_WRITE_4(sc, TI_GCR_GENINFO_HI, 0);
1836 CSR_WRITE_4(sc, TI_GCR_GENINFO_LO, vtophys(&sc->ti_rdata->ti_info));
1837
1838 /* Load the firmware into SRAM. */
1839 ti_loadfw(sc);
1840
1841 /* Set up the contents of the general info and ring control blocks. */
1842
1843 /* Set up the event ring and producer pointer. */
1844 rcb = &sc->ti_rdata->ti_info.ti_ev_rcb;
1845
1846 TI_HOSTADDR(rcb->ti_hostaddr) = vtophys(&sc->ti_rdata->ti_event_ring);
1847 rcb->ti_flags = 0;
1848 TI_HOSTADDR(sc->ti_rdata->ti_info.ti_ev_prodidx_ptr) =
1849 vtophys(&sc->ti_ev_prodidx);
1850 sc->ti_ev_prodidx.ti_idx = 0;
1851 CSR_WRITE_4(sc, TI_GCR_EVENTCONS_IDX, 0);
1852 sc->ti_ev_saved_considx = 0;
1853
1854 /* Set up the command ring and producer mailbox. */
1855 rcb = &sc->ti_rdata->ti_info.ti_cmd_rcb;
1856
1857 sc->ti_rdata->ti_cmd_ring =
1858 (struct ti_cmd_desc *)(sc->ti_vhandle + TI_GCR_CMDRING);
1859 TI_HOSTADDR(rcb->ti_hostaddr) = TI_GCR_NIC_ADDR(TI_GCR_CMDRING);
1860 rcb->ti_flags = 0;
1861 rcb->ti_max_len = 0;
1862 for (i = 0; i < TI_CMD_RING_CNT; i++) {
1863 CSR_WRITE_4(sc, TI_GCR_CMDRING + (i * 4), 0);
1864 }
1865 CSR_WRITE_4(sc, TI_GCR_CMDCONS_IDX, 0);
1866 CSR_WRITE_4(sc, TI_MB_CMDPROD_IDX, 0);
1867 sc->ti_cmd_saved_prodidx = 0;
1868
1869 /*
1870 * Assign the address of the stats refresh buffer.
1871 * We re-use the current stats buffer for this to
1872 * conserve memory.
1873 */
1874 TI_HOSTADDR(sc->ti_rdata->ti_info.ti_refresh_stats_ptr) =
1875 vtophys(&sc->ti_rdata->ti_info.ti_stats);
1876
1877 /* Set up the standard receive ring. */
1878 rcb = &sc->ti_rdata->ti_info.ti_std_rx_rcb;
1879 TI_HOSTADDR(rcb->ti_hostaddr) = vtophys(&sc->ti_rdata->ti_rx_std_ring);
1880 rcb->ti_max_len = TI_FRAMELEN;
1881 rcb->ti_flags = 0;
1882 if (sc->arpcom.ac_if.if_hwassist)
1883 rcb->ti_flags |= TI_RCB_FLAG_TCP_UDP_CKSUM |
1884 TI_RCB_FLAG_IP_CKSUM | TI_RCB_FLAG_NO_PHDR_CKSUM;
1885 rcb->ti_flags |= TI_RCB_FLAG_VLAN_ASSIST;
1886
1887 /* Set up the jumbo receive ring. */
1888 rcb = &sc->ti_rdata->ti_info.ti_jumbo_rx_rcb;
1889 TI_HOSTADDR(rcb->ti_hostaddr) =
1890 vtophys(&sc->ti_rdata->ti_rx_jumbo_ring);
1891
1892 #ifdef TI_PRIVATE_JUMBOS
1893 rcb->ti_max_len = TI_JUMBO_FRAMELEN;
1894 rcb->ti_flags = 0;
1895 #else
1896 rcb->ti_max_len = PAGE_SIZE;
1897 rcb->ti_flags = TI_RCB_FLAG_USE_EXT_RX_BD;
1898 #endif
1899 if (sc->arpcom.ac_if.if_hwassist)
1900 rcb->ti_flags |= TI_RCB_FLAG_TCP_UDP_CKSUM |
1901 TI_RCB_FLAG_IP_CKSUM | TI_RCB_FLAG_NO_PHDR_CKSUM;
1902 rcb->ti_flags |= TI_RCB_FLAG_VLAN_ASSIST;
1903
1904 /*
1905 * Set up the mini ring. Only activated on the
1906 * Tigon 2 but the slot in the config block is
1907 * still there on the Tigon 1.
1908 */
1909 rcb = &sc->ti_rdata->ti_info.ti_mini_rx_rcb;
1910 TI_HOSTADDR(rcb->ti_hostaddr) =
1911 vtophys(&sc->ti_rdata->ti_rx_mini_ring);
1912 rcb->ti_max_len = MHLEN - ETHER_ALIGN;
1913 if (sc->ti_hwrev == TI_HWREV_TIGON)
1914 rcb->ti_flags = TI_RCB_FLAG_RING_DISABLED;
1915 else
1916 rcb->ti_flags = 0;
1917 if (sc->arpcom.ac_if.if_hwassist)
1918 rcb->ti_flags |= TI_RCB_FLAG_TCP_UDP_CKSUM |
1919 TI_RCB_FLAG_IP_CKSUM | TI_RCB_FLAG_NO_PHDR_CKSUM;
1920 rcb->ti_flags |= TI_RCB_FLAG_VLAN_ASSIST;
1921
1922 /*
1923 * Set up the receive return ring.
1924 */
1925 rcb = &sc->ti_rdata->ti_info.ti_return_rcb;
1926 TI_HOSTADDR(rcb->ti_hostaddr) =
1927 vtophys(&sc->ti_rdata->ti_rx_return_ring);
1928 rcb->ti_flags = 0;
1929 rcb->ti_max_len = TI_RETURN_RING_CNT;
1930 TI_HOSTADDR(sc->ti_rdata->ti_info.ti_return_prodidx_ptr) =
1931 vtophys(&sc->ti_return_prodidx);
1932
1933 /*
1934 * Set up the tx ring. Note: for the Tigon 2, we have the option
1935 * of putting the transmit ring in the host's address space and
1936 * letting the chip DMA it instead of leaving the ring in the NIC's
1937 * memory and accessing it through the shared memory region. We
1938 * do this for the Tigon 2, but it doesn't work on the Tigon 1,
1939 * so we have to revert to the shared memory scheme if we detect
1940 * a Tigon 1 chip.
1941 */
1942 CSR_WRITE_4(sc, TI_WINBASE, TI_TX_RING_BASE);
1943 if (sc->ti_hwrev == TI_HWREV_TIGON) {
1944 sc->ti_rdata->ti_tx_ring_nic =
1945 (struct ti_tx_desc *)(sc->ti_vhandle + TI_WINDOW);
1946 }
1947 bzero((char *)sc->ti_rdata->ti_tx_ring,
1948 TI_TX_RING_CNT * sizeof(struct ti_tx_desc));
1949 rcb = &sc->ti_rdata->ti_info.ti_tx_rcb;
1950 if (sc->ti_hwrev == TI_HWREV_TIGON)
1951 rcb->ti_flags = 0;
1952 else
1953 rcb->ti_flags = TI_RCB_FLAG_HOST_RING;
1954 rcb->ti_flags |= TI_RCB_FLAG_VLAN_ASSIST;
1955 if (sc->arpcom.ac_if.if_hwassist)
1956 rcb->ti_flags |= TI_RCB_FLAG_TCP_UDP_CKSUM |
1957 TI_RCB_FLAG_IP_CKSUM | TI_RCB_FLAG_NO_PHDR_CKSUM;
1958 rcb->ti_max_len = TI_TX_RING_CNT;
1959 if (sc->ti_hwrev == TI_HWREV_TIGON)
1960 TI_HOSTADDR(rcb->ti_hostaddr) = TI_TX_RING_BASE;
1961 else
1962 TI_HOSTADDR(rcb->ti_hostaddr) =
1963 vtophys(&sc->ti_rdata->ti_tx_ring);
1964 TI_HOSTADDR(sc->ti_rdata->ti_info.ti_tx_considx_ptr) =
1965 vtophys(&sc->ti_tx_considx);
1966
1967 /* Set up tuneables */
1968 #if 0
1969 if (ifp->if_mtu > (ETHERMTU + ETHER_HDR_LEN + ETHER_CRC_LEN))
1970 CSR_WRITE_4(sc, TI_GCR_RX_COAL_TICKS,
1971 (sc->ti_rx_coal_ticks / 10));
1972 else
1973 #endif
1974 CSR_WRITE_4(sc, TI_GCR_RX_COAL_TICKS, sc->ti_rx_coal_ticks);
1975 CSR_WRITE_4(sc, TI_GCR_TX_COAL_TICKS, sc->ti_tx_coal_ticks);
1976 CSR_WRITE_4(sc, TI_GCR_STAT_TICKS, sc->ti_stat_ticks);
1977 CSR_WRITE_4(sc, TI_GCR_RX_MAX_COAL_BD, sc->ti_rx_max_coal_bds);
1978 CSR_WRITE_4(sc, TI_GCR_TX_MAX_COAL_BD, sc->ti_tx_max_coal_bds);
1979 CSR_WRITE_4(sc, TI_GCR_TX_BUFFER_RATIO, sc->ti_tx_buf_ratio);
1980
1981 /* Turn interrupts on. */
1982 CSR_WRITE_4(sc, TI_GCR_MASK_INTRS, 0);
1983 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 0);
1984
1985 /* Start CPU. */
1986 TI_CLRBIT(sc, TI_CPU_STATE, (TI_CPUSTATE_HALT|TI_CPUSTATE_STEP));
1987
1988 return (0);
1989 }
1990
1991 /*
1992 * Probe for a Tigon chip. Check the PCI vendor and device IDs
1993 * against our list and return its name if we find a match.
1994 */
1995 static int
1996 ti_probe(dev)
1997 device_t dev;
1998 {
1999 struct ti_type *t;
2000
2001 t = ti_devs;
2002
2003 while (t->ti_name != NULL) {
2004 if ((pci_get_vendor(dev) == t->ti_vid) &&
2005 (pci_get_device(dev) == t->ti_did)) {
2006 device_set_desc(dev, t->ti_name);
2007 return (BUS_PROBE_DEFAULT);
2008 }
2009 t++;
2010 }
2011
2012 return (ENXIO);
2013 }
2014
2015 static int
2016 ti_attach(dev)
2017 device_t dev;
2018 {
2019 struct ifnet *ifp;
2020 struct ti_softc *sc;
2021 int unit, error = 0, rid;
2022
2023 sc = device_get_softc(dev);
2024 unit = device_get_unit(dev);
2025
2026 mtx_init(&sc->ti_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK,
2027 MTX_DEF | MTX_RECURSE);
2028 ifmedia_init(&sc->ifmedia, IFM_IMASK, ti_ifmedia_upd, ti_ifmedia_sts);
2029 sc->arpcom.ac_if.if_capabilities = IFCAP_HWCSUM |
2030 IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_MTU;
2031 sc->arpcom.ac_if.if_capenable = sc->arpcom.ac_if.if_capabilities;
2032
2033 /*
2034 * Map control/status registers.
2035 */
2036 pci_enable_busmaster(dev);
2037
2038 rid = TI_PCI_LOMEM;
2039 sc->ti_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &rid,
2040 RF_ACTIVE|PCI_RF_DENSE);
2041
2042 if (sc->ti_res == NULL) {
2043 printf ("ti%d: couldn't map memory\n", unit);
2044 error = ENXIO;
2045 goto fail;
2046 }
2047
2048 sc->ti_btag = rman_get_bustag(sc->ti_res);
2049 sc->ti_bhandle = rman_get_bushandle(sc->ti_res);
2050 sc->ti_vhandle = (vm_offset_t)rman_get_virtual(sc->ti_res);
2051
2052 /* Allocate interrupt */
2053 rid = 0;
2054
2055 sc->ti_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &rid,
2056 RF_SHAREABLE | RF_ACTIVE);
2057
2058 if (sc->ti_irq == NULL) {
2059 printf("ti%d: couldn't map interrupt\n", unit);
2060 error = ENXIO;
2061 goto fail;
2062 }
2063
2064 sc->ti_unit = unit;
2065
2066 if (ti_chipinit(sc)) {
2067 printf("ti%d: chip initialization failed\n", sc->ti_unit);
2068 error = ENXIO;
2069 goto fail;
2070 }
2071
2072 /* Zero out the NIC's on-board SRAM. */
2073 ti_mem(sc, 0x2000, 0x100000 - 0x2000, NULL);
2074
2075 /* Init again -- zeroing memory may have clobbered some registers. */
2076 if (ti_chipinit(sc)) {
2077 printf("ti%d: chip initialization failed\n", sc->ti_unit);
2078 error = ENXIO;
2079 goto fail;
2080 }
2081
2082 /*
2083 * Get station address from the EEPROM. Note: the manual states
2084 * that the MAC address is at offset 0x8c, however the data is
2085 * stored as two longwords (since that's how it's loaded into
2086 * the NIC). This means the MAC address is actually preceded
2087 * by two zero bytes. We need to skip over those.
2088 */
2089 if (ti_read_eeprom(sc, (caddr_t)&sc->arpcom.ac_enaddr,
2090 TI_EE_MAC_OFFSET + 2, ETHER_ADDR_LEN)) {
2091 printf("ti%d: failed to read station address\n", unit);
2092 error = ENXIO;
2093 goto fail;
2094 }
2095
2096 /* Allocate the general information block and ring buffers. */
2097 sc->ti_rdata = contigmalloc(sizeof(struct ti_ring_data), M_DEVBUF,
2098 M_NOWAIT, 0, 0xffffffff, PAGE_SIZE, 0);
2099
2100 if (sc->ti_rdata == NULL) {
2101 printf("ti%d: no memory for list buffers!\n", sc->ti_unit);
2102 error = ENXIO;
2103 goto fail;
2104 }
2105
2106 bzero(sc->ti_rdata, sizeof(struct ti_ring_data));
2107
2108 /* Try to allocate memory for jumbo buffers. */
2109 #ifdef TI_PRIVATE_JUMBOS
2110 if (ti_alloc_jumbo_mem(sc)) {
2111 printf("ti%d: jumbo buffer allocation failed\n", sc->ti_unit);
2112 error = ENXIO;
2113 goto fail;
2114 }
2115 #else
2116 if (!jumbo_vm_init()) {
2117 printf("ti%d: VM initialization failed!\n", sc->ti_unit);
2118 error = ENOMEM;
2119 goto fail;
2120 }
2121 #endif
2122
2123 /*
2124 * We really need a better way to tell a 1000baseTX card
2125 * from a 1000baseSX one, since in theory there could be
2126 * OEMed 1000baseTX cards from lame vendors who aren't
2127 * clever enough to change the PCI ID. For the moment
2128 * though, the AceNIC is the only copper card available.
2129 */
2130 if (pci_get_vendor(dev) == ALT_VENDORID &&
2131 pci_get_device(dev) == ALT_DEVICEID_ACENIC_COPPER)
2132 sc->ti_copper = 1;
2133 /* Ok, it's not the only copper card available. */
2134 if (pci_get_vendor(dev) == NG_VENDORID &&
2135 pci_get_device(dev) == NG_DEVICEID_GA620T)
2136 sc->ti_copper = 1;
2137
2138 /* Set default tuneable values. */
2139 sc->ti_stat_ticks = 2 * TI_TICKS_PER_SEC;
2140 #if 0
2141 sc->ti_rx_coal_ticks = TI_TICKS_PER_SEC / 5000;
2142 #endif
2143 sc->ti_rx_coal_ticks = 170;
2144 sc->ti_tx_coal_ticks = TI_TICKS_PER_SEC / 500;
2145 sc->ti_rx_max_coal_bds = 64;
2146 #if 0
2147 sc->ti_tx_max_coal_bds = 128;
2148 #endif
2149 sc->ti_tx_max_coal_bds = 32;
2150 sc->ti_tx_buf_ratio = 21;
2151
2152 /* Set up ifnet structure */
2153 ifp = &sc->arpcom.ac_if;
2154 ifp->if_softc = sc;
2155 if_initname(ifp, device_get_name(dev), device_get_unit(dev));
2156 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST |
2157 IFF_NEEDSGIANT;
2158 tis[unit] = sc;
2159 ifp->if_ioctl = ti_ioctl;
2160 ifp->if_start = ti_start;
2161 ifp->if_watchdog = ti_watchdog;
2162 ifp->if_init = ti_init;
2163 ifp->if_mtu = ETHERMTU;
2164 ifp->if_snd.ifq_maxlen = TI_TX_RING_CNT - 1;
2165
2166 /* Set up ifmedia support. */
2167 if (sc->ti_copper) {
2168 /*
2169 * Copper cards allow manual 10/100 mode selection,
2170 * but not manual 1000baseTX mode selection. Why?
2171 * Becuase currently there's no way to specify the
2172 * master/slave setting through the firmware interface,
2173 * so Alteon decided to just bag it and handle it
2174 * via autonegotiation.
2175 */
2176 ifmedia_add(&sc->ifmedia, IFM_ETHER|IFM_10_T, 0, NULL);
2177 ifmedia_add(&sc->ifmedia,
2178 IFM_ETHER|IFM_10_T|IFM_FDX, 0, NULL);
2179 ifmedia_add(&sc->ifmedia, IFM_ETHER|IFM_100_TX, 0, NULL);
2180 ifmedia_add(&sc->ifmedia,
2181 IFM_ETHER|IFM_100_TX|IFM_FDX, 0, NULL);
2182 ifmedia_add(&sc->ifmedia, IFM_ETHER|IFM_1000_T, 0, NULL);
2183 ifmedia_add(&sc->ifmedia,
2184 IFM_ETHER|IFM_1000_T|IFM_FDX, 0, NULL);
2185 } else {
2186 /* Fiber cards don't support 10/100 modes. */
2187 ifmedia_add(&sc->ifmedia, IFM_ETHER|IFM_1000_SX, 0, NULL);
2188 ifmedia_add(&sc->ifmedia,
2189 IFM_ETHER|IFM_1000_SX|IFM_FDX, 0, NULL);
2190 }
2191 ifmedia_add(&sc->ifmedia, IFM_ETHER|IFM_AUTO, 0, NULL);
2192 ifmedia_set(&sc->ifmedia, IFM_ETHER|IFM_AUTO);
2193
2194 /*
2195 * We're assuming here that card initialization is a sequential
2196 * thing. If it isn't, multiple cards probing at the same time
2197 * could stomp on the list of softcs here.
2198 */
2199
2200 /* Register the device */
2201 sc->dev = make_dev(&ti_cdevsw, sc->ti_unit, UID_ROOT, GID_OPERATOR,
2202 0600, "ti%d", sc->ti_unit);
2203 sc->dev->si_drv1 = sc;
2204
2205 /*
2206 * Call MI attach routine.
2207 */
2208 ether_ifattach(ifp, sc->arpcom.ac_enaddr);
2209
2210 /* Hook interrupt last to avoid having to lock softc */
2211 error = bus_setup_intr(dev, sc->ti_irq, INTR_TYPE_NET,
2212 ti_intr, sc, &sc->ti_intrhand);
2213
2214 if (error) {
2215 printf("ti%d: couldn't set up irq\n", unit);
2216 ether_ifdetach(ifp);
2217 goto fail;
2218 }
2219
2220 fail:
2221 if (sc && error)
2222 ti_detach(dev);
2223
2224 return (error);
2225 }
2226
2227 /*
2228 * Shutdown hardware and free up resources. This can be called any
2229 * time after the mutex has been initialized. It is called in both
2230 * the error case in attach and the normal detach case so it needs
2231 * to be careful about only freeing resources that have actually been
2232 * allocated.
2233 */
2234 static int
2235 ti_detach(dev)
2236 device_t dev;
2237 {
2238 struct ti_softc *sc;
2239 struct ifnet *ifp;
2240
2241 sc = device_get_softc(dev);
2242 destroy_dev(sc->dev);
2243 KASSERT(mtx_initialized(&sc->ti_mtx), ("ti mutex not initialized"));
2244 TI_LOCK(sc);
2245 ifp = &sc->arpcom.ac_if;
2246
2247 /* These should only be active if attach succeeded */
2248 if (device_is_attached(dev)) {
2249 ti_stop(sc);
2250 ether_ifdetach(ifp);
2251 bus_generic_detach(dev);
2252 }
2253 ifmedia_removeall(&sc->ifmedia);
2254
2255 if (sc->ti_intrhand)
2256 bus_teardown_intr(dev, sc->ti_irq, sc->ti_intrhand);
2257 if (sc->ti_irq)
2258 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->ti_irq);
2259 if (sc->ti_res) {
2260 bus_release_resource(dev, SYS_RES_MEMORY, TI_PCI_LOMEM,
2261 sc->ti_res);
2262 }
2263
2264 #ifdef TI_PRIVATE_JUMBOS
2265 if (sc->ti_cdata.ti_jumbo_buf)
2266 contigfree(sc->ti_cdata.ti_jumbo_buf, TI_JMEM, M_DEVBUF);
2267 #endif
2268 if (sc->ti_rdata)
2269 contigfree(sc->ti_rdata, sizeof(struct ti_ring_data), M_DEVBUF);
2270
2271 TI_UNLOCK(sc);
2272 mtx_destroy(&sc->ti_mtx);
2273
2274 return (0);
2275 }
2276
2277 #ifdef TI_JUMBO_HDRSPLIT
2278 /*
2279 * If hdr_len is 0, that means that header splitting wasn't done on
2280 * this packet for some reason. The two most likely reasons are that
2281 * the protocol isn't a supported protocol for splitting, or this
2282 * packet had a fragment offset that wasn't 0.
2283 *
2284 * The header length, if it is non-zero, will always be the length of
2285 * the headers on the packet, but that length could be longer than the
2286 * first mbuf. So we take the minimum of the two as the actual
2287 * length.
2288 */
2289 static __inline void
2290 ti_hdr_split(struct mbuf *top, int hdr_len, int pkt_len, int idx)
2291 {
2292 int i = 0;
2293 int lengths[4] = {0, 0, 0, 0};
2294 struct mbuf *m, *mp;
2295
2296 if (hdr_len != 0)
2297 top->m_len = min(hdr_len, top->m_len);
2298 pkt_len -= top->m_len;
2299 lengths[i++] = top->m_len;
2300
2301 mp = top;
2302 for (m = top->m_next; m && pkt_len; m = m->m_next) {
2303 m->m_len = m->m_ext.ext_size = min(m->m_len, pkt_len);
2304 pkt_len -= m->m_len;
2305 lengths[i++] = m->m_len;
2306 mp = m;
2307 }
2308
2309 #if 0
2310 if (hdr_len != 0)
2311 printf("got split packet: ");
2312 else
2313 printf("got non-split packet: ");
2314
2315 printf("%d,%d,%d,%d = %d\n", lengths[0],
2316 lengths[1], lengths[2], lengths[3],
2317 lengths[0] + lengths[1] + lengths[2] +
2318 lengths[3]);
2319 #endif
2320
2321 if (pkt_len)
2322 panic("header splitting didn't");
2323
2324 if (m) {
2325 m_freem(m);
2326 mp->m_next = NULL;
2327
2328 }
2329 if (mp->m_next != NULL)
2330 panic("ti_hdr_split: last mbuf in chain should be null");
2331 }
2332 #endif /* TI_JUMBO_HDRSPLIT */
2333
2334 /*
2335 * Frame reception handling. This is called if there's a frame
2336 * on the receive return list.
2337 *
2338 * Note: we have to be able to handle three possibilities here:
2339 * 1) the frame is from the mini receive ring (can only happen)
2340 * on Tigon 2 boards)
2341 * 2) the frame is from the jumbo recieve ring
2342 * 3) the frame is from the standard receive ring
2343 */
2344
2345 static void
2346 ti_rxeof(sc)
2347 struct ti_softc *sc;
2348 {
2349 struct ifnet *ifp;
2350 struct ti_cmd_desc cmd;
2351
2352 TI_LOCK_ASSERT(sc);
2353
2354 ifp = &sc->arpcom.ac_if;
2355
2356 while (sc->ti_rx_saved_considx != sc->ti_return_prodidx.ti_idx) {
2357 struct ti_rx_desc *cur_rx;
2358 u_int32_t rxidx;
2359 struct mbuf *m = NULL;
2360 u_int16_t vlan_tag = 0;
2361 int have_tag = 0;
2362
2363 cur_rx =
2364 &sc->ti_rdata->ti_rx_return_ring[sc->ti_rx_saved_considx];
2365 rxidx = cur_rx->ti_idx;
2366 TI_INC(sc->ti_rx_saved_considx, TI_RETURN_RING_CNT);
2367
2368 if (cur_rx->ti_flags & TI_BDFLAG_VLAN_TAG) {
2369 have_tag = 1;
2370 vlan_tag = cur_rx->ti_vlan_tag & 0xfff;
2371 }
2372
2373 if (cur_rx->ti_flags & TI_BDFLAG_JUMBO_RING) {
2374
2375 TI_INC(sc->ti_jumbo, TI_JUMBO_RX_RING_CNT);
2376 m = sc->ti_cdata.ti_rx_jumbo_chain[rxidx];
2377 sc->ti_cdata.ti_rx_jumbo_chain[rxidx] = NULL;
2378 if (cur_rx->ti_flags & TI_BDFLAG_ERROR) {
2379 ifp->if_ierrors++;
2380 ti_newbuf_jumbo(sc, sc->ti_jumbo, m);
2381 continue;
2382 }
2383 if (ti_newbuf_jumbo(sc, sc->ti_jumbo, NULL) == ENOBUFS) {
2384 ifp->if_ierrors++;
2385 ti_newbuf_jumbo(sc, sc->ti_jumbo, m);
2386 continue;
2387 }
2388 #ifdef TI_PRIVATE_JUMBOS
2389 m->m_len = cur_rx->ti_len;
2390 #else /* TI_PRIVATE_JUMBOS */
2391 #ifdef TI_JUMBO_HDRSPLIT
2392 if (sc->ti_hdrsplit)
2393 ti_hdr_split(m, TI_HOSTADDR(cur_rx->ti_addr),
2394 cur_rx->ti_len, rxidx);
2395 else
2396 #endif /* TI_JUMBO_HDRSPLIT */
2397 m_adj(m, cur_rx->ti_len - m->m_pkthdr.len);
2398 #endif /* TI_PRIVATE_JUMBOS */
2399 } else if (cur_rx->ti_flags & TI_BDFLAG_MINI_RING) {
2400 TI_INC(sc->ti_mini, TI_MINI_RX_RING_CNT);
2401 m = sc->ti_cdata.ti_rx_mini_chain[rxidx];
2402 sc->ti_cdata.ti_rx_mini_chain[rxidx] = NULL;
2403 if (cur_rx->ti_flags & TI_BDFLAG_ERROR) {
2404 ifp->if_ierrors++;
2405 ti_newbuf_mini(sc, sc->ti_mini, m);
2406 continue;
2407 }
2408 if (ti_newbuf_mini(sc, sc->ti_mini, NULL) == ENOBUFS) {
2409 ifp->if_ierrors++;
2410 ti_newbuf_mini(sc, sc->ti_mini, m);
2411 continue;
2412 }
2413 m->m_len = cur_rx->ti_len;
2414 } else {
2415 TI_INC(sc->ti_std, TI_STD_RX_RING_CNT);
2416 m = sc->ti_cdata.ti_rx_std_chain[rxidx];
2417 sc->ti_cdata.ti_rx_std_chain[rxidx] = NULL;
2418 if (cur_rx->ti_flags & TI_BDFLAG_ERROR) {
2419 ifp->if_ierrors++;
2420 ti_newbuf_std(sc, sc->ti_std, m);
2421 continue;
2422 }
2423 if (ti_newbuf_std(sc, sc->ti_std, NULL) == ENOBUFS) {
2424 ifp->if_ierrors++;
2425 ti_newbuf_std(sc, sc->ti_std, m);
2426 continue;
2427 }
2428 m->m_len = cur_rx->ti_len;
2429 }
2430
2431 m->m_pkthdr.len = cur_rx->ti_len;
2432 ifp->if_ipackets++;
2433 m->m_pkthdr.rcvif = ifp;
2434
2435 if (ifp->if_hwassist) {
2436 m->m_pkthdr.csum_flags |= CSUM_IP_CHECKED |
2437 CSUM_DATA_VALID;
2438 if ((cur_rx->ti_ip_cksum ^ 0xffff) == 0)
2439 m->m_pkthdr.csum_flags |= CSUM_IP_VALID;
2440 m->m_pkthdr.csum_data = cur_rx->ti_tcp_udp_cksum;
2441 }
2442
2443 /*
2444 * If we received a packet with a vlan tag,
2445 * tag it before passing the packet upward.
2446 */
2447 if (have_tag)
2448 VLAN_INPUT_TAG(ifp, m, vlan_tag, continue);
2449 TI_UNLOCK(sc);
2450 (*ifp->if_input)(ifp, m);
2451 TI_LOCK(sc);
2452 }
2453
2454 /* Only necessary on the Tigon 1. */
2455 if (sc->ti_hwrev == TI_HWREV_TIGON)
2456 CSR_WRITE_4(sc, TI_GCR_RXRETURNCONS_IDX,
2457 sc->ti_rx_saved_considx);
2458
2459 TI_UPDATE_STDPROD(sc, sc->ti_std);
2460 TI_UPDATE_MINIPROD(sc, sc->ti_mini);
2461 TI_UPDATE_JUMBOPROD(sc, sc->ti_jumbo);
2462 }
2463
2464 static void
2465 ti_txeof(sc)
2466 struct ti_softc *sc;
2467 {
2468 struct ti_tx_desc *cur_tx = NULL;
2469 struct ifnet *ifp;
2470
2471 ifp = &sc->arpcom.ac_if;
2472
2473 /*
2474 * Go through our tx ring and free mbufs for those
2475 * frames that have been sent.
2476 */
2477 while (sc->ti_tx_saved_considx != sc->ti_tx_considx.ti_idx) {
2478 u_int32_t idx = 0;
2479
2480 idx = sc->ti_tx_saved_considx;
2481 if (sc->ti_hwrev == TI_HWREV_TIGON) {
2482 if (idx > 383)
2483 CSR_WRITE_4(sc, TI_WINBASE,
2484 TI_TX_RING_BASE + 6144);
2485 else if (idx > 255)
2486 CSR_WRITE_4(sc, TI_WINBASE,
2487 TI_TX_RING_BASE + 4096);
2488 else if (idx > 127)
2489 CSR_WRITE_4(sc, TI_WINBASE,
2490 TI_TX_RING_BASE + 2048);
2491 else
2492 CSR_WRITE_4(sc, TI_WINBASE,
2493 TI_TX_RING_BASE);
2494 cur_tx = &sc->ti_rdata->ti_tx_ring_nic[idx % 128];
2495 } else
2496 cur_tx = &sc->ti_rdata->ti_tx_ring[idx];
2497 if (cur_tx->ti_flags & TI_BDFLAG_END)
2498 ifp->if_opackets++;
2499 if (sc->ti_cdata.ti_tx_chain[idx] != NULL) {
2500 m_freem(sc->ti_cdata.ti_tx_chain[idx]);
2501 sc->ti_cdata.ti_tx_chain[idx] = NULL;
2502 }
2503 sc->ti_txcnt--;
2504 TI_INC(sc->ti_tx_saved_considx, TI_TX_RING_CNT);
2505 ifp->if_timer = 0;
2506 }
2507
2508 if (cur_tx != NULL)
2509 ifp->if_flags &= ~IFF_OACTIVE;
2510 }
2511
2512 static void
2513 ti_intr(xsc)
2514 void *xsc;
2515 {
2516 struct ti_softc *sc;
2517 struct ifnet *ifp;
2518
2519 sc = xsc;
2520 TI_LOCK(sc);
2521 ifp = &sc->arpcom.ac_if;
2522
2523 /*#ifdef notdef*/
2524 /* Avoid this for now -- checking this register is expensive. */
2525 /* Make sure this is really our interrupt. */
2526 if (!(CSR_READ_4(sc, TI_MISC_HOST_CTL) & TI_MHC_INTSTATE)) {
2527 TI_UNLOCK(sc);
2528 return;
2529 }
2530 /*#endif*/
2531
2532 /* Ack interrupt and stop others from occuring. */
2533 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 1);
2534
2535 if (ifp->if_flags & IFF_RUNNING) {
2536 /* Check RX return ring producer/consumer */
2537 ti_rxeof(sc);
2538
2539 /* Check TX ring producer/consumer */
2540 ti_txeof(sc);
2541 }
2542
2543 ti_handle_events(sc);
2544
2545 /* Re-enable interrupts. */
2546 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 0);
2547
2548 if (ifp->if_flags & IFF_RUNNING && ifp->if_snd.ifq_head != NULL)
2549 ti_start(ifp);
2550
2551 TI_UNLOCK(sc);
2552 }
2553
2554 static void
2555 ti_stats_update(sc)
2556 struct ti_softc *sc;
2557 {
2558 struct ifnet *ifp;
2559
2560 ifp = &sc->arpcom.ac_if;
2561
2562 ifp->if_collisions +=
2563 (sc->ti_rdata->ti_info.ti_stats.dot3StatsSingleCollisionFrames +
2564 sc->ti_rdata->ti_info.ti_stats.dot3StatsMultipleCollisionFrames +
2565 sc->ti_rdata->ti_info.ti_stats.dot3StatsExcessiveCollisions +
2566 sc->ti_rdata->ti_info.ti_stats.dot3StatsLateCollisions) -
2567 ifp->if_collisions;
2568 }
2569
2570 /*
2571 * Encapsulate an mbuf chain in the tx ring by coupling the mbuf data
2572 * pointers to descriptors.
2573 */
2574 static int
2575 ti_encap(sc, m_head, txidx)
2576 struct ti_softc *sc;
2577 struct mbuf *m_head;
2578 u_int32_t *txidx;
2579 {
2580 struct ti_tx_desc *f = NULL;
2581 struct mbuf *m;
2582 u_int32_t frag, cur, cnt = 0;
2583 u_int16_t csum_flags = 0;
2584 struct m_tag *mtag;
2585
2586 m = m_head;
2587 cur = frag = *txidx;
2588
2589 if (m_head->m_pkthdr.csum_flags) {
2590 if (m_head->m_pkthdr.csum_flags & CSUM_IP)
2591 csum_flags |= TI_BDFLAG_IP_CKSUM;
2592 if (m_head->m_pkthdr.csum_flags & (CSUM_TCP | CSUM_UDP))
2593 csum_flags |= TI_BDFLAG_TCP_UDP_CKSUM;
2594 if (m_head->m_flags & M_LASTFRAG)
2595 csum_flags |= TI_BDFLAG_IP_FRAG_END;
2596 else if (m_head->m_flags & M_FRAG)
2597 csum_flags |= TI_BDFLAG_IP_FRAG;
2598 }
2599
2600 mtag = VLAN_OUTPUT_TAG(&sc->arpcom.ac_if, m);
2601
2602 /*
2603 * Start packing the mbufs in this chain into
2604 * the fragment pointers. Stop when we run out
2605 * of fragments or hit the end of the mbuf chain.
2606 */
2607 for (m = m_head; m != NULL; m = m->m_next) {
2608 if (m->m_len != 0) {
2609 if (sc->ti_hwrev == TI_HWREV_TIGON) {
2610 if (frag > 383)
2611 CSR_WRITE_4(sc, TI_WINBASE,
2612 TI_TX_RING_BASE + 6144);
2613 else if (frag > 255)
2614 CSR_WRITE_4(sc, TI_WINBASE,
2615 TI_TX_RING_BASE + 4096);
2616 else if (frag > 127)
2617 CSR_WRITE_4(sc, TI_WINBASE,
2618 TI_TX_RING_BASE + 2048);
2619 else
2620 CSR_WRITE_4(sc, TI_WINBASE,
2621 TI_TX_RING_BASE);
2622 f = &sc->ti_rdata->ti_tx_ring_nic[frag % 128];
2623 } else
2624 f = &sc->ti_rdata->ti_tx_ring[frag];
2625 if (sc->ti_cdata.ti_tx_chain[frag] != NULL)
2626 break;
2627 TI_HOSTADDR(f->ti_addr) = vtophys(mtod(m, vm_offset_t));
2628 f->ti_len = m->m_len;
2629 f->ti_flags = csum_flags;
2630
2631 if (mtag != NULL) {
2632 f->ti_flags |= TI_BDFLAG_VLAN_TAG;
2633 f->ti_vlan_tag = VLAN_TAG_VALUE(mtag) & 0xfff;
2634 } else {
2635 f->ti_vlan_tag = 0;
2636 }
2637
2638 /*
2639 * Sanity check: avoid coming within 16 descriptors
2640 * of the end of the ring.
2641 */
2642 if ((TI_TX_RING_CNT - (sc->ti_txcnt + cnt)) < 16)
2643 return (ENOBUFS);
2644 cur = frag;
2645 TI_INC(frag, TI_TX_RING_CNT);
2646 cnt++;
2647 }
2648 }
2649
2650 if (m != NULL)
2651 return (ENOBUFS);
2652
2653 if (frag == sc->ti_tx_saved_considx)
2654 return (ENOBUFS);
2655
2656 if (sc->ti_hwrev == TI_HWREV_TIGON)
2657 sc->ti_rdata->ti_tx_ring_nic[cur % 128].ti_flags |=
2658 TI_BDFLAG_END;
2659 else
2660 sc->ti_rdata->ti_tx_ring[cur].ti_flags |= TI_BDFLAG_END;
2661 sc->ti_cdata.ti_tx_chain[cur] = m_head;
2662 sc->ti_txcnt += cnt;
2663
2664 *txidx = frag;
2665
2666 return (0);
2667 }
2668
2669 /*
2670 * Main transmit routine. To avoid having to do mbuf copies, we put pointers
2671 * to the mbuf data regions directly in the transmit descriptors.
2672 */
2673 static void
2674 ti_start(ifp)
2675 struct ifnet *ifp;
2676 {
2677 struct ti_softc *sc;
2678 struct mbuf *m_head = NULL;
2679 u_int32_t prodidx = 0;
2680
2681 sc = ifp->if_softc;
2682 TI_LOCK(sc);
2683
2684 prodidx = CSR_READ_4(sc, TI_MB_SENDPROD_IDX);
2685
2686 while (sc->ti_cdata.ti_tx_chain[prodidx] == NULL) {
2687 IF_DEQUEUE(&ifp->if_snd, m_head);
2688 if (m_head == NULL)
2689 break;
2690
2691 /*
2692 * XXX
2693 * safety overkill. If this is a fragmented packet chain
2694 * with delayed TCP/UDP checksums, then only encapsulate
2695 * it if we have enough descriptors to handle the entire
2696 * chain at once.
2697 * (paranoia -- may not actually be needed)
2698 */
2699 if (m_head->m_flags & M_FIRSTFRAG &&
2700 m_head->m_pkthdr.csum_flags & (CSUM_DELAY_DATA)) {
2701 if ((TI_TX_RING_CNT - sc->ti_txcnt) <
2702 m_head->m_pkthdr.csum_data + 16) {
2703 IF_PREPEND(&ifp->if_snd, m_head);
2704 ifp->if_flags |= IFF_OACTIVE;
2705 break;
2706 }
2707 }
2708
2709 /*
2710 * Pack the data into the transmit ring. If we
2711 * don't have room, set the OACTIVE flag and wait
2712 * for the NIC to drain the ring.
2713 */
2714 if (ti_encap(sc, m_head, &prodidx)) {
2715 IF_PREPEND(&ifp->if_snd, m_head);
2716 ifp->if_flags |= IFF_OACTIVE;
2717 break;
2718 }
2719
2720 /*
2721 * If there's a BPF listener, bounce a copy of this frame
2722 * to him.
2723 */
2724 BPF_MTAP(ifp, m_head);
2725 }
2726
2727 /* Transmit */
2728 CSR_WRITE_4(sc, TI_MB_SENDPROD_IDX, prodidx);
2729
2730 /*
2731 * Set a timeout in case the chip goes out to lunch.
2732 */
2733 ifp->if_timer = 5;
2734 TI_UNLOCK(sc);
2735 }
2736
2737 static void
2738 ti_init(xsc)
2739 void *xsc;
2740 {
2741 struct ti_softc *sc = xsc;
2742
2743 /* Cancel pending I/O and flush buffers. */
2744 ti_stop(sc);
2745
2746 TI_LOCK(sc);
2747 /* Init the gen info block, ring control blocks and firmware. */
2748 if (ti_gibinit(sc)) {
2749 printf("ti%d: initialization failure\n", sc->ti_unit);
2750 TI_UNLOCK(sc);
2751 return;
2752 }
2753
2754 TI_UNLOCK(sc);
2755 }
2756
2757 static void ti_init2(sc)
2758 struct ti_softc *sc;
2759 {
2760 struct ti_cmd_desc cmd;
2761 struct ifnet *ifp;
2762 u_int16_t *m;
2763 struct ifmedia *ifm;
2764 int tmp;
2765
2766 ifp = &sc->arpcom.ac_if;
2767
2768 /* Specify MTU and interface index. */
2769 CSR_WRITE_4(sc, TI_GCR_IFINDEX, sc->ti_unit);
2770 CSR_WRITE_4(sc, TI_GCR_IFMTU, ifp->if_mtu +
2771 ETHER_HDR_LEN + ETHER_CRC_LEN + ETHER_VLAN_ENCAP_LEN);
2772 TI_DO_CMD(TI_CMD_UPDATE_GENCOM, 0, 0);
2773
2774 /* Load our MAC address. */
2775 m = (u_int16_t *)&sc->arpcom.ac_enaddr[0];
2776 CSR_WRITE_4(sc, TI_GCR_PAR0, htons(m[0]));
2777 CSR_WRITE_4(sc, TI_GCR_PAR1, (htons(m[1]) << 16) | htons(m[2]));
2778 TI_DO_CMD(TI_CMD_SET_MAC_ADDR, 0, 0);
2779
2780 /* Enable or disable promiscuous mode as needed. */
2781 if (ifp->if_flags & IFF_PROMISC) {
2782 TI_DO_CMD(TI_CMD_SET_PROMISC_MODE, TI_CMD_CODE_PROMISC_ENB, 0);
2783 } else {
2784 TI_DO_CMD(TI_CMD_SET_PROMISC_MODE, TI_CMD_CODE_PROMISC_DIS, 0);
2785 }
2786
2787 /* Program multicast filter. */
2788 ti_setmulti(sc);
2789
2790 /*
2791 * If this is a Tigon 1, we should tell the
2792 * firmware to use software packet filtering.
2793 */
2794 if (sc->ti_hwrev == TI_HWREV_TIGON) {
2795 TI_DO_CMD(TI_CMD_FDR_FILTERING, TI_CMD_CODE_FILT_ENB, 0);
2796 }
2797
2798 /* Init RX ring. */
2799 ti_init_rx_ring_std(sc);
2800
2801 /* Init jumbo RX ring. */
2802 if (ifp->if_mtu > (ETHERMTU + ETHER_HDR_LEN + ETHER_CRC_LEN))
2803 ti_init_rx_ring_jumbo(sc);
2804
2805 /*
2806 * If this is a Tigon 2, we can also configure the
2807 * mini ring.
2808 */
2809 if (sc->ti_hwrev == TI_HWREV_TIGON_II)
2810 ti_init_rx_ring_mini(sc);
2811
2812 CSR_WRITE_4(sc, TI_GCR_RXRETURNCONS_IDX, 0);
2813 sc->ti_rx_saved_considx = 0;
2814
2815 /* Init TX ring. */
2816 ti_init_tx_ring(sc);
2817
2818 /* Tell firmware we're alive. */
2819 TI_DO_CMD(TI_CMD_HOST_STATE, TI_CMD_CODE_STACK_UP, 0);
2820
2821 /* Enable host interrupts. */
2822 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 0);
2823
2824 ifp->if_flags |= IFF_RUNNING;
2825 ifp->if_flags &= ~IFF_OACTIVE;
2826
2827 /*
2828 * Make sure to set media properly. We have to do this
2829 * here since we have to issue commands in order to set
2830 * the link negotiation and we can't issue commands until
2831 * the firmware is running.
2832 */
2833 ifm = &sc->ifmedia;
2834 tmp = ifm->ifm_media;
2835 ifm->ifm_media = ifm->ifm_cur->ifm_media;
2836 ti_ifmedia_upd(ifp);
2837 ifm->ifm_media = tmp;
2838 }
2839
2840 /*
2841 * Set media options.
2842 */
2843 static int
2844 ti_ifmedia_upd(ifp)
2845 struct ifnet *ifp;
2846 {
2847 struct ti_softc *sc;
2848 struct ifmedia *ifm;
2849 struct ti_cmd_desc cmd;
2850 u_int32_t flowctl;
2851
2852 sc = ifp->if_softc;
2853 ifm = &sc->ifmedia;
2854
2855 if (IFM_TYPE(ifm->ifm_media) != IFM_ETHER)
2856 return (EINVAL);
2857
2858 flowctl = 0;
2859
2860 switch (IFM_SUBTYPE(ifm->ifm_media)) {
2861 case IFM_AUTO:
2862 /*
2863 * Transmit flow control doesn't work on the Tigon 1.
2864 */
2865 flowctl = TI_GLNK_RX_FLOWCTL_Y;
2866
2867 /*
2868 * Transmit flow control can also cause problems on the
2869 * Tigon 2, apparantly with both the copper and fiber
2870 * boards. The symptom is that the interface will just
2871 * hang. This was reproduced with Alteon 180 switches.
2872 */
2873 #if 0
2874 if (sc->ti_hwrev != TI_HWREV_TIGON)
2875 flowctl |= TI_GLNK_TX_FLOWCTL_Y;
2876 #endif
2877
2878 CSR_WRITE_4(sc, TI_GCR_GLINK, TI_GLNK_PREF|TI_GLNK_1000MB|
2879 TI_GLNK_FULL_DUPLEX| flowctl |
2880 TI_GLNK_AUTONEGENB|TI_GLNK_ENB);
2881
2882 flowctl = TI_LNK_RX_FLOWCTL_Y;
2883 #if 0
2884 if (sc->ti_hwrev != TI_HWREV_TIGON)
2885 flowctl |= TI_LNK_TX_FLOWCTL_Y;
2886 #endif
2887
2888 CSR_WRITE_4(sc, TI_GCR_LINK, TI_LNK_100MB|TI_LNK_10MB|
2889 TI_LNK_FULL_DUPLEX|TI_LNK_HALF_DUPLEX| flowctl |
2890 TI_LNK_AUTONEGENB|TI_LNK_ENB);
2891 TI_DO_CMD(TI_CMD_LINK_NEGOTIATION,
2892 TI_CMD_CODE_NEGOTIATE_BOTH, 0);
2893 break;
2894 case IFM_1000_SX:
2895 case IFM_1000_T:
2896 flowctl = TI_GLNK_RX_FLOWCTL_Y;
2897 #if 0
2898 if (sc->ti_hwrev != TI_HWREV_TIGON)
2899 flowctl |= TI_GLNK_TX_FLOWCTL_Y;
2900 #endif
2901
2902 CSR_WRITE_4(sc, TI_GCR_GLINK, TI_GLNK_PREF|TI_GLNK_1000MB|
2903 flowctl |TI_GLNK_ENB);
2904 CSR_WRITE_4(sc, TI_GCR_LINK, 0);
2905 if ((ifm->ifm_media & IFM_GMASK) == IFM_FDX) {
2906 TI_SETBIT(sc, TI_GCR_GLINK, TI_GLNK_FULL_DUPLEX);
2907 }
2908 TI_DO_CMD(TI_CMD_LINK_NEGOTIATION,
2909 TI_CMD_CODE_NEGOTIATE_GIGABIT, 0);
2910 break;
2911 case IFM_100_FX:
2912 case IFM_10_FL:
2913 case IFM_100_TX:
2914 case IFM_10_T:
2915 flowctl = TI_LNK_RX_FLOWCTL_Y;
2916 #if 0
2917 if (sc->ti_hwrev != TI_HWREV_TIGON)
2918 flowctl |= TI_LNK_TX_FLOWCTL_Y;
2919 #endif
2920
2921 CSR_WRITE_4(sc, TI_GCR_GLINK, 0);
2922 CSR_WRITE_4(sc, TI_GCR_LINK, TI_LNK_ENB|TI_LNK_PREF|flowctl);
2923 if (IFM_SUBTYPE(ifm->ifm_media) == IFM_100_FX ||
2924 IFM_SUBTYPE(ifm->ifm_media) == IFM_100_TX) {
2925 TI_SETBIT(sc, TI_GCR_LINK, TI_LNK_100MB);
2926 } else {
2927 TI_SETBIT(sc, TI_GCR_LINK, TI_LNK_10MB);
2928 }
2929 if ((ifm->ifm_media & IFM_GMASK) == IFM_FDX) {
2930 TI_SETBIT(sc, TI_GCR_LINK, TI_LNK_FULL_DUPLEX);
2931 } else {
2932 TI_SETBIT(sc, TI_GCR_LINK, TI_LNK_HALF_DUPLEX);
2933 }
2934 TI_DO_CMD(TI_CMD_LINK_NEGOTIATION,
2935 TI_CMD_CODE_NEGOTIATE_10_100, 0);
2936 break;
2937 }
2938
2939 return (0);
2940 }
2941
2942 /*
2943 * Report current media status.
2944 */
2945 static void
2946 ti_ifmedia_sts(ifp, ifmr)
2947 struct ifnet *ifp;
2948 struct ifmediareq *ifmr;
2949 {
2950 struct ti_softc *sc;
2951 u_int32_t media = 0;
2952
2953 sc = ifp->if_softc;
2954
2955 ifmr->ifm_status = IFM_AVALID;
2956 ifmr->ifm_active = IFM_ETHER;
2957
2958 if (sc->ti_linkstat == TI_EV_CODE_LINK_DOWN)
2959 return;
2960
2961 ifmr->ifm_status |= IFM_ACTIVE;
2962
2963 if (sc->ti_linkstat == TI_EV_CODE_GIG_LINK_UP) {
2964 media = CSR_READ_4(sc, TI_GCR_GLINK_STAT);
2965 if (sc->ti_copper)
2966 ifmr->ifm_active |= IFM_1000_T;
2967 else
2968 ifmr->ifm_active |= IFM_1000_SX;
2969 if (media & TI_GLNK_FULL_DUPLEX)
2970 ifmr->ifm_active |= IFM_FDX;
2971 else
2972 ifmr->ifm_active |= IFM_HDX;
2973 } else if (sc->ti_linkstat == TI_EV_CODE_LINK_UP) {
2974 media = CSR_READ_4(sc, TI_GCR_LINK_STAT);
2975 if (sc->ti_copper) {
2976 if (media & TI_LNK_100MB)
2977 ifmr->ifm_active |= IFM_100_TX;
2978 if (media & TI_LNK_10MB)
2979 ifmr->ifm_active |= IFM_10_T;
2980 } else {
2981 if (media & TI_LNK_100MB)
2982 ifmr->ifm_active |= IFM_100_FX;
2983 if (media & TI_LNK_10MB)
2984 ifmr->ifm_active |= IFM_10_FL;
2985 }
2986 if (media & TI_LNK_FULL_DUPLEX)
2987 ifmr->ifm_active |= IFM_FDX;
2988 if (media & TI_LNK_HALF_DUPLEX)
2989 ifmr->ifm_active |= IFM_HDX;
2990 }
2991 }
2992
2993 static int
2994 ti_ioctl(ifp, command, data)
2995 struct ifnet *ifp;
2996 u_long command;
2997 caddr_t data;
2998 {
2999 struct ti_softc *sc = ifp->if_softc;
3000 struct ifreq *ifr = (struct ifreq *) data;
3001 int mask, error = 0;
3002 struct ti_cmd_desc cmd;
3003
3004 TI_LOCK(sc);
3005
3006 switch (command) {
3007 case SIOCSIFMTU:
3008 if (ifr->ifr_mtu > TI_JUMBO_MTU)
3009 error = EINVAL;
3010 else {
3011 ifp->if_mtu = ifr->ifr_mtu;
3012 ti_init(sc);
3013 }
3014 break;
3015 case SIOCSIFFLAGS:
3016 if (ifp->if_flags & IFF_UP) {
3017 /*
3018 * If only the state of the PROMISC flag changed,
3019 * then just use the 'set promisc mode' command
3020 * instead of reinitializing the entire NIC. Doing
3021 * a full re-init means reloading the firmware and
3022 * waiting for it to start up, which may take a
3023 * second or two.
3024 */
3025 if (ifp->if_flags & IFF_RUNNING &&
3026 ifp->if_flags & IFF_PROMISC &&
3027 !(sc->ti_if_flags & IFF_PROMISC)) {
3028 TI_DO_CMD(TI_CMD_SET_PROMISC_MODE,
3029 TI_CMD_CODE_PROMISC_ENB, 0);
3030 } else if (ifp->if_flags & IFF_RUNNING &&
3031 !(ifp->if_flags & IFF_PROMISC) &&
3032 sc->ti_if_flags & IFF_PROMISC) {
3033 TI_DO_CMD(TI_CMD_SET_PROMISC_MODE,
3034 TI_CMD_CODE_PROMISC_DIS, 0);
3035 } else
3036 ti_init(sc);
3037 } else {
3038 if (ifp->if_flags & IFF_RUNNING) {
3039 ti_stop(sc);
3040 }
3041 }
3042 sc->ti_if_flags = ifp->if_flags;
3043 error = 0;
3044 break;
3045 case SIOCADDMULTI:
3046 case SIOCDELMULTI:
3047 if (ifp->if_flags & IFF_RUNNING) {
3048 ti_setmulti(sc);
3049 error = 0;
3050 }
3051 break;
3052 case SIOCSIFMEDIA:
3053 case SIOCGIFMEDIA:
3054 error = ifmedia_ioctl(ifp, ifr, &sc->ifmedia, command);
3055 break;
3056 case SIOCSIFCAP:
3057 mask = ifr->ifr_reqcap ^ ifp->if_capenable;
3058 if (mask & IFCAP_HWCSUM) {
3059 if (IFCAP_HWCSUM & ifp->if_capenable)
3060 ifp->if_capenable &= ~IFCAP_HWCSUM;
3061 else
3062 ifp->if_capenable |= IFCAP_HWCSUM;
3063 if (ifp->if_flags & IFF_RUNNING)
3064 ti_init(sc);
3065 }
3066 error = 0;
3067 break;
3068 default:
3069 error = ether_ioctl(ifp, command, data);
3070 break;
3071 }
3072
3073 TI_UNLOCK(sc);
3074
3075 return (error);
3076 }
3077
3078 static int
3079 ti_open(struct cdev *dev, int flags, int fmt, struct thread *td)
3080 {
3081 struct ti_softc *sc;
3082
3083 sc = dev->si_drv1;
3084 if (sc == NULL)
3085 return (ENODEV);
3086
3087 TI_LOCK(sc);
3088 sc->ti_flags |= TI_FLAG_DEBUGING;
3089 TI_UNLOCK(sc);
3090
3091 return (0);
3092 }
3093
3094 static int
3095 ti_close(struct cdev *dev, int flag, int fmt, struct thread *td)
3096 {
3097 struct ti_softc *sc;
3098
3099 sc = dev->si_drv1;
3100 if (sc == NULL)
3101 return (ENODEV);
3102
3103 TI_LOCK(sc);
3104 sc->ti_flags &= ~TI_FLAG_DEBUGING;
3105 TI_UNLOCK(sc);
3106
3107 return (0);
3108 }
3109
3110 /*
3111 * This ioctl routine goes along with the Tigon character device.
3112 */
3113 static int
3114 ti_ioctl2(struct cdev *dev, u_long cmd, caddr_t addr, int flag, struct thread *td)
3115 {
3116 int error;
3117 struct ti_softc *sc;
3118
3119 sc = dev->si_drv1;
3120 if (sc == NULL)
3121 return (ENODEV);
3122
3123 error = 0;
3124
3125 switch (cmd) {
3126 case TIIOCGETSTATS:
3127 {
3128 struct ti_stats *outstats;
3129
3130 outstats = (struct ti_stats *)addr;
3131
3132 bcopy(&sc->ti_rdata->ti_info.ti_stats, outstats,
3133 sizeof(struct ti_stats));
3134 break;
3135 }
3136 case TIIOCGETPARAMS:
3137 {
3138 struct ti_params *params;
3139
3140 params = (struct ti_params *)addr;
3141
3142 params->ti_stat_ticks = sc->ti_stat_ticks;
3143 params->ti_rx_coal_ticks = sc->ti_rx_coal_ticks;
3144 params->ti_tx_coal_ticks = sc->ti_tx_coal_ticks;
3145 params->ti_rx_max_coal_bds = sc->ti_rx_max_coal_bds;
3146 params->ti_tx_max_coal_bds = sc->ti_tx_max_coal_bds;
3147 params->ti_tx_buf_ratio = sc->ti_tx_buf_ratio;
3148 params->param_mask = TI_PARAM_ALL;
3149
3150 error = 0;
3151
3152 break;
3153 }
3154 case TIIOCSETPARAMS:
3155 {
3156 struct ti_params *params;
3157
3158 params = (struct ti_params *)addr;
3159
3160 if (params->param_mask & TI_PARAM_STAT_TICKS) {
3161 sc->ti_stat_ticks = params->ti_stat_ticks;
3162 CSR_WRITE_4(sc, TI_GCR_STAT_TICKS, sc->ti_stat_ticks);
3163 }
3164
3165 if (params->param_mask & TI_PARAM_RX_COAL_TICKS) {
3166 sc->ti_rx_coal_ticks = params->ti_rx_coal_ticks;
3167 CSR_WRITE_4(sc, TI_GCR_RX_COAL_TICKS,
3168 sc->ti_rx_coal_ticks);
3169 }
3170
3171 if (params->param_mask & TI_PARAM_TX_COAL_TICKS) {
3172 sc->ti_tx_coal_ticks = params->ti_tx_coal_ticks;
3173 CSR_WRITE_4(sc, TI_GCR_TX_COAL_TICKS,
3174 sc->ti_tx_coal_ticks);
3175 }
3176
3177 if (params->param_mask & TI_PARAM_RX_COAL_BDS) {
3178 sc->ti_rx_max_coal_bds = params->ti_rx_max_coal_bds;
3179 CSR_WRITE_4(sc, TI_GCR_RX_MAX_COAL_BD,
3180 sc->ti_rx_max_coal_bds);
3181 }
3182
3183 if (params->param_mask & TI_PARAM_TX_COAL_BDS) {
3184 sc->ti_tx_max_coal_bds = params->ti_tx_max_coal_bds;
3185 CSR_WRITE_4(sc, TI_GCR_TX_MAX_COAL_BD,
3186 sc->ti_tx_max_coal_bds);
3187 }
3188
3189 if (params->param_mask & TI_PARAM_TX_BUF_RATIO) {
3190 sc->ti_tx_buf_ratio = params->ti_tx_buf_ratio;
3191 CSR_WRITE_4(sc, TI_GCR_TX_BUFFER_RATIO,
3192 sc->ti_tx_buf_ratio);
3193 }
3194
3195 error = 0;
3196
3197 break;
3198 }
3199 case TIIOCSETTRACE: {
3200 ti_trace_type trace_type;
3201
3202 trace_type = *(ti_trace_type *)addr;
3203
3204 /*
3205 * Set tracing to whatever the user asked for. Setting
3206 * this register to 0 should have the effect of disabling
3207 * tracing.
3208 */
3209 CSR_WRITE_4(sc, TI_GCR_NIC_TRACING, trace_type);
3210
3211 error = 0;
3212
3213 break;
3214 }
3215 case TIIOCGETTRACE: {
3216 struct ti_trace_buf *trace_buf;
3217 u_int32_t trace_start, cur_trace_ptr, trace_len;
3218
3219 trace_buf = (struct ti_trace_buf *)addr;
3220
3221 trace_start = CSR_READ_4(sc, TI_GCR_NICTRACE_START);
3222 cur_trace_ptr = CSR_READ_4(sc, TI_GCR_NICTRACE_PTR);
3223 trace_len = CSR_READ_4(sc, TI_GCR_NICTRACE_LEN);
3224
3225 #if 0
3226 printf("ti%d: trace_start = %#x, cur_trace_ptr = %#x, "
3227 "trace_len = %d\n", sc->ti_unit, trace_start,
3228 cur_trace_ptr, trace_len);
3229 printf("ti%d: trace_buf->buf_len = %d\n", sc->ti_unit,
3230 trace_buf->buf_len);
3231 #endif
3232
3233 error = ti_copy_mem(sc, trace_start, min(trace_len,
3234 trace_buf->buf_len),
3235 (caddr_t)trace_buf->buf, 1, 1);
3236
3237 if (error == 0) {
3238 trace_buf->fill_len = min(trace_len,
3239 trace_buf->buf_len);
3240 if (cur_trace_ptr < trace_start)
3241 trace_buf->cur_trace_ptr =
3242 trace_start - cur_trace_ptr;
3243 else
3244 trace_buf->cur_trace_ptr =
3245 cur_trace_ptr - trace_start;
3246 } else
3247 trace_buf->fill_len = 0;
3248
3249 break;
3250 }
3251
3252 /*
3253 * For debugging, five ioctls are needed:
3254 * ALT_ATTACH
3255 * ALT_READ_TG_REG
3256 * ALT_WRITE_TG_REG
3257 * ALT_READ_TG_MEM
3258 * ALT_WRITE_TG_MEM
3259 */
3260 case ALT_ATTACH:
3261 /*
3262 * From what I can tell, Alteon's Solaris Tigon driver
3263 * only has one character device, so you have to attach
3264 * to the Tigon board you're interested in. This seems
3265 * like a not-so-good way to do things, since unless you
3266 * subsequently specify the unit number of the device
3267 * you're interested in in every ioctl, you'll only be
3268 * able to debug one board at a time.
3269 */
3270 error = 0;
3271 break;
3272 case ALT_READ_TG_MEM:
3273 case ALT_WRITE_TG_MEM:
3274 {
3275 struct tg_mem *mem_param;
3276 u_int32_t sram_end, scratch_end;
3277
3278 mem_param = (struct tg_mem *)addr;
3279
3280 if (sc->ti_hwrev == TI_HWREV_TIGON) {
3281 sram_end = TI_END_SRAM_I;
3282 scratch_end = TI_END_SCRATCH_I;
3283 } else {
3284 sram_end = TI_END_SRAM_II;
3285 scratch_end = TI_END_SCRATCH_II;
3286 }
3287
3288 /*
3289 * For now, we'll only handle accessing regular SRAM,
3290 * nothing else.
3291 */
3292 if ((mem_param->tgAddr >= TI_BEG_SRAM)
3293 && ((mem_param->tgAddr + mem_param->len) <= sram_end)) {
3294 /*
3295 * In this instance, we always copy to/from user
3296 * space, so the user space argument is set to 1.
3297 */
3298 error = ti_copy_mem(sc, mem_param->tgAddr,
3299 mem_param->len,
3300 mem_param->userAddr, 1,
3301 (cmd == ALT_READ_TG_MEM) ? 1 : 0);
3302 } else if ((mem_param->tgAddr >= TI_BEG_SCRATCH)
3303 && (mem_param->tgAddr <= scratch_end)) {
3304 error = ti_copy_scratch(sc, mem_param->tgAddr,
3305 mem_param->len,
3306 mem_param->userAddr, 1,
3307 (cmd == ALT_READ_TG_MEM) ?
3308 1 : 0, TI_PROCESSOR_A);
3309 } else if ((mem_param->tgAddr >= TI_BEG_SCRATCH_B_DEBUG)
3310 && (mem_param->tgAddr <= TI_BEG_SCRATCH_B_DEBUG)) {
3311 if (sc->ti_hwrev == TI_HWREV_TIGON) {
3312 printf("ti%d: invalid memory range for "
3313 "Tigon I\n", sc->ti_unit);
3314 error = EINVAL;
3315 break;
3316 }
3317 error = ti_copy_scratch(sc, mem_param->tgAddr -
3318 TI_SCRATCH_DEBUG_OFF,
3319 mem_param->len,
3320 mem_param->userAddr, 1,
3321 (cmd == ALT_READ_TG_MEM) ?
3322 1 : 0, TI_PROCESSOR_B);
3323 } else {
3324 printf("ti%d: memory address %#x len %d is out of "
3325 "supported range\n", sc->ti_unit,
3326 mem_param->tgAddr, mem_param->len);
3327 error = EINVAL;
3328 }
3329
3330 break;
3331 }
3332 case ALT_READ_TG_REG:
3333 case ALT_WRITE_TG_REG:
3334 {
3335 struct tg_reg *regs;
3336 u_int32_t tmpval;
3337
3338 regs = (struct tg_reg *)addr;
3339
3340 /*
3341 * Make sure the address in question isn't out of range.
3342 */
3343 if (regs->addr > TI_REG_MAX) {
3344 error = EINVAL;
3345 break;
3346 }
3347 if (cmd == ALT_READ_TG_REG) {
3348 bus_space_read_region_4(sc->ti_btag, sc->ti_bhandle,
3349 regs->addr, &tmpval, 1);
3350 regs->data = ntohl(tmpval);
3351 #if 0
3352 if ((regs->addr == TI_CPU_STATE)
3353 || (regs->addr == TI_CPU_CTL_B)) {
3354 printf("ti%d: register %#x = %#x\n",
3355 sc->ti_unit, regs->addr, tmpval);
3356 }
3357 #endif
3358 } else {
3359 tmpval = htonl(regs->data);
3360 bus_space_write_region_4(sc->ti_btag, sc->ti_bhandle,
3361 regs->addr, &tmpval, 1);
3362 }
3363
3364 break;
3365 }
3366 default:
3367 error = ENOTTY;
3368 break;
3369 }
3370 return (error);
3371 }
3372
3373 static void
3374 ti_watchdog(ifp)
3375 struct ifnet *ifp;
3376 {
3377 struct ti_softc *sc;
3378
3379 sc = ifp->if_softc;
3380 TI_LOCK(sc);
3381
3382 /*
3383 * When we're debugging, the chip is often stopped for long periods
3384 * of time, and that would normally cause the watchdog timer to fire.
3385 * Since that impedes debugging, we don't want to do that.
3386 */
3387 if (sc->ti_flags & TI_FLAG_DEBUGING) {
3388 TI_UNLOCK(sc);
3389 return;
3390 }
3391
3392 printf("ti%d: watchdog timeout -- resetting\n", sc->ti_unit);
3393 ti_stop(sc);
3394 ti_init(sc);
3395
3396 ifp->if_oerrors++;
3397 TI_UNLOCK(sc);
3398 }
3399
3400 /*
3401 * Stop the adapter and free any mbufs allocated to the
3402 * RX and TX lists.
3403 */
3404 static void
3405 ti_stop(sc)
3406 struct ti_softc *sc;
3407 {
3408 struct ifnet *ifp;
3409 struct ti_cmd_desc cmd;
3410
3411 TI_LOCK(sc);
3412
3413 ifp = &sc->arpcom.ac_if;
3414
3415 /* Disable host interrupts. */
3416 CSR_WRITE_4(sc, TI_MB_HOSTINTR, 1);
3417 /*
3418 * Tell firmware we're shutting down.
3419 */
3420 TI_DO_CMD(TI_CMD_HOST_STATE, TI_CMD_CODE_STACK_DOWN, 0);
3421
3422 /* Halt and reinitialize. */
3423 ti_chipinit(sc);
3424 ti_mem(sc, 0x2000, 0x100000 - 0x2000, NULL);
3425 ti_chipinit(sc);
3426
3427 /* Free the RX lists. */
3428 ti_free_rx_ring_std(sc);
3429
3430 /* Free jumbo RX list. */
3431 ti_free_rx_ring_jumbo(sc);
3432
3433 /* Free mini RX list. */
3434 ti_free_rx_ring_mini(sc);
3435
3436 /* Free TX buffers. */
3437 ti_free_tx_ring(sc);
3438
3439 sc->ti_ev_prodidx.ti_idx = 0;
3440 sc->ti_return_prodidx.ti_idx = 0;
3441 sc->ti_tx_considx.ti_idx = 0;
3442 sc->ti_tx_saved_considx = TI_TXCONS_UNSET;
3443
3444 ifp->if_flags &= ~(IFF_RUNNING | IFF_OACTIVE);
3445 TI_UNLOCK(sc);
3446 }
3447
3448 /*
3449 * Stop all chip I/O so that the kernel's probe routines don't
3450 * get confused by errant DMAs when rebooting.
3451 */
3452 static void
3453 ti_shutdown(dev)
3454 device_t dev;
3455 {
3456 struct ti_softc *sc;
3457
3458 sc = device_get_softc(dev);
3459 TI_LOCK(sc);
3460 ti_chipinit(sc);
3461 TI_UNLOCK(sc);
3462 }
Cache object: a4e658515a1169a12119f2f8bdbbc8fa
|