1 /*-
2 * Copyright (C) 2008 Semihalf, Rafal Jaworowski
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 *
14 * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
24 * SUCH DAMAGE.
25 */
26
27 #include <sys/cdefs.h>
28 __FBSDID("$FreeBSD$");
29
30 #include <sys/param.h>
31 #include <sys/systm.h>
32
33 #include <vm/vm.h>
34 #include <vm/vm_param.h>
35
36 #include <machine/cpu.h>
37 #include <machine/cpufunc.h>
38 #include <machine/spr.h>
39
40 #include <powerpc/mpc85xx/ocpbus.h>
41 #include <powerpc/mpc85xx/mpc85xx.h>
42
43 /*
44 * MPC85xx system specific routines
45 */
46
47 uint32_t
48 ccsr_read4(uintptr_t addr)
49 {
50 volatile uint32_t *ptr = (void *)addr;
51
52 return (*ptr);
53 }
54
55 void
56 ccsr_write4(uintptr_t addr, uint32_t val)
57 {
58 volatile uint32_t *ptr = (void *)addr;
59
60 *ptr = val;
61 __asm __volatile("eieio; sync");
62 }
63
64 int
65 law_getmax(void)
66 {
67 uint32_t ver;
68
69 ver = SVR_VER(mfspr(SPR_SVR));
70 if (ver == SVR_MPC8572E || ver == SVR_MPC8572)
71 return (12);
72 else if (ver == SVR_MPC8548E || ver == SVR_MPC8548)
73 return (10);
74 else
75 return (8);
76 }
77
78 #define _LAW_SR(trgt,size) (0x80000000 | (trgt << 20) | (ffsl(size) - 2))
79 #define _LAW_BAR(addr) (addr >> 12)
80
81 int
82 law_enable(int trgt, u_long addr, u_long size)
83 {
84 uint32_t bar, sr;
85 int i, law_max;
86
87 law_max = law_getmax();
88 bar = _LAW_BAR(addr);
89 sr = _LAW_SR(trgt, size);
90
91 /* Bail if already programmed. */
92 for (i = 0; i < law_max; i++)
93 if (sr == ccsr_read4(OCP85XX_LAWSR(i)) &&
94 bar == ccsr_read4(OCP85XX_LAWBAR(i)))
95 return (0);
96
97 /* Find an unused access window. */
98 for (i = 0; i < law_max; i++)
99 if ((ccsr_read4(OCP85XX_LAWSR(i)) & 0x80000000) == 0)
100 break;
101
102 if (i == law_max)
103 return (ENOSPC);
104
105 ccsr_write4(OCP85XX_LAWBAR(i), bar);
106 ccsr_write4(OCP85XX_LAWSR(i), sr);
107 return (0);
108 }
109
110 int
111 law_disable(int trgt, u_long addr, u_long size)
112 {
113 uint32_t bar, sr;
114 int i, law_max;
115
116 law_max = law_getmax();
117 bar = _LAW_BAR(addr);
118 sr = _LAW_SR(trgt, size);
119
120 /* Find and disable requested LAW. */
121 for (i = 0; i < law_max; i++)
122 if (sr == ccsr_read4(OCP85XX_LAWSR(i)) &&
123 bar == ccsr_read4(OCP85XX_LAWBAR(i))) {
124 ccsr_write4(OCP85XX_LAWBAR(i), 0);
125 ccsr_write4(OCP85XX_LAWSR(i), 0);
126 return (0);
127 }
128
129 return (ENOENT);
130 }
131
Cache object: 6cbf18500ae258f2beb09462f3ac6517
|