Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]
FreeBSD/Linux Kernel Cross Reference
sys/powerpc/powerpc/swtch32.S
Version:
- FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10
SearchContext: - none - 3 - 10
1 /* $FreeBSD$ */ 2 /* $NetBSD: locore.S,v 1.24 2000/05/31 05:09:17 thorpej Exp $ */ 3 4 /*- 5 * Copyright (C) 2001 Benno Rice 6 * All rights reserved. 7 * 8 * Redistribution and use in source and binary forms, with or without 9 * modification, are permitted provided that the following conditions 10 * are met: 11 * 1. Redistributions of source code must retain the above copyright 12 * notice, this list of conditions and the following disclaimer. 13 * 2. Redistributions in binary form must reproduce the above copyright 14 * notice, this list of conditions and the following disclaimer in the 15 * documentation and/or other materials provided with the distribution. 16 * 17 * THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR 18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 20 * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, 22 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; 23 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR 25 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF 26 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 */ 28 /*- 29 * Copyright (C) 1995, 1996 Wolfgang Solfrank. 30 * Copyright (C) 1995, 1996 TooLs GmbH. 31 * All rights reserved. 32 * 33 * Redistribution and use in source and binary forms, with or without 34 * modification, are permitted provided that the following conditions 35 * are met: 36 * 1. Redistributions of source code must retain the above copyright 37 * notice, this list of conditions and the following disclaimer. 38 * 2. Redistributions in binary form must reproduce the above copyright 39 * notice, this list of conditions and the following disclaimer in the 40 * documentation and/or other materials provided with the distribution. 41 * 3. All advertising materials mentioning features or use of this software 42 * must display the following acknowledgement: 43 * This product includes software developed by TooLs GmbH. 44 * 4. The name of TooLs GmbH may not be used to endorse or promote products 45 * derived from this software without specific prior written permission. 46 * 47 * THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR 48 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 49 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 50 * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 51 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, 52 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; 53 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 54 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR 55 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF 56 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 57 */ 58 59 #include "assym.inc" 60 #include "opt_sched.h" 61 62 #include <sys/syscall.h> 63 64 #include <machine/trap.h> 65 #include <machine/param.h> 66 #include <machine/asm.h> 67 #include <machine/spr.h> 68 69 /* 70 * void cpu_throw(struct thread *old, struct thread *new) 71 */ 72 ENTRY(cpu_throw) 73 mr %r2, %r4 74 li %r14,0 /* Tell cpu_switchin not to release a thread */ 75 76 b cpu_switchin 77 END(cpu_throw) 78 79 /* 80 * void cpu_switch(struct thread *old, 81 * struct thread *new, 82 * struct mutex *mtx); 83 * 84 * Switch to a new thread saving the current state in the old thread. 85 */ 86 ENTRY(cpu_switch) 87 lwz %r6,TD_PCB(%r3) /* Get the old thread's PCB ptr */ 88 stmw %r12,PCB_CONTEXT(%r6) /* Save the non-volatile GP regs. 89 These can now be used for scratch */ 90 91 mfcr %r16 /* Save the condition register */ 92 stw %r16,PCB_CR(%r6) 93 mflr %r16 /* Save the link register */ 94 stw %r16,PCB_LR(%r6) 95 stw %r1,PCB_SP(%r6) /* Save the stack pointer */ 96 bl 1f 97 1: 98 mflr %r30 /* Prepare for secure-PLT calls */ 99 addis %r30, %r30, (_GLOBAL_OFFSET_TABLE_-1b)@ha 100 addi %r30, %r30, (_GLOBAL_OFFSET_TABLE_-1b)@l 101 102 mr %r14,%r3 /* Copy the old thread ptr... */ 103 mr %r2,%r4 /* and the new thread ptr in curthread */ 104 mr %r16,%r5 /* and the new lock */ 105 mr %r17,%r6 /* and the PCB */ 106 107 /* Keep this next section in sync with cpu_save_thread_regs()! */ 108 109 lwz %r18,PCB_FLAGS(%r17) 110 /* Save FPU context if needed */ 111 andi. %r7, %r18, PCB_FPU 112 beq .L1 113 bl save_fpu 114 115 .L1: 116 mr %r3,%r14 /* restore old thread ptr */ 117 /* Save Altivec context if needed */ 118 andi. %r7, %r18, PCB_VEC 119 beq .L2 120 bl save_vec 121 122 .L2: 123 #if defined(__SPE__) 124 mfspr %r3,SPR_SPEFSCR 125 stw %r3,PCB_VSCR(%r17) 126 #endif 127 mr %r3,%r14 /* restore old thread ptr */ 128 bl pmap_deactivate /* Deactivate the current pmap */ 129 130 sync /* Make sure all of that finished */ 131 132 cpu_switchin: 133 #if defined(SMP) && defined(SCHED_ULE) 134 /* Wait for the new thread to become unblocked */ 135 bl 1f 136 1: 137 mflr %r6 138 addis %r6,%r6,(_GLOBAL_OFFSET_TABLE_-1b)@ha 139 addi %r6,%r6,(_GLOBAL_OFFSET_TABLE_-1b)@l 140 mr %r30, %r6 /* Prepare for secure-PLT calls */ 141 lwz %r6,blocked_lock@got(%r6) 142 blocked_loop: 143 lwz %r7,TD_LOCK(%r2) 144 cmpw %r6,%r7 145 beq- blocked_loop 146 isync 147 #endif 148 149 lwz %r17,TD_PCB(%r2) /* Get new current PCB */ 150 lwz %r1,PCB_SP(%r17) /* Load new stack pointer */ 151 152 /* Release old thread now that we have a stack pointer set up */ 153 cmpwi %r14,0 154 beq- 1f 155 stw %r16,TD_LOCK(%r14) /* ULE: update old thread's lock */ 156 157 1: mfsprg %r7,0 /* Get the pcpu pointer */ 158 stw %r2,PC_CURTHREAD(%r7) /* Store new current thread */ 159 lwz %r17,TD_PCB(%r2) /* Store new current PCB */ 160 stw %r17,PC_CURPCB(%r7) 161 162 mr %r3,%r2 /* Get new thread ptr */ 163 bl pmap_activate /* Activate the new address space */ 164 165 lwz %r19, PCB_FLAGS(%r17) 166 /* Restore FPU context if needed */ 167 andi. %r6, %r19, PCB_FPU 168 beq .L3 169 mr %r3,%r2 /* Pass curthread to enable_fpu */ 170 bl enable_fpu 171 172 .L3: 173 /* Restore Altivec context if needed */ 174 andi. %r6, %r19, PCB_VEC 175 beq .L4 176 mr %r3,%r2 /* Pass curthread to enable_vec */ 177 bl enable_vec 178 179 .L4: 180 #if defined(__SPE__) 181 lwz %r3,PCB_VSCR(%r17) 182 mtspr SPR_SPEFSCR,%r3 183 #endif 184 /* thread to restore is in r3 */ 185 mr %r3,%r17 /* Recover PCB ptr */ 186 lmw %r12,PCB_CONTEXT(%r3) /* Load the non-volatile GP regs */ 187 lwz %r5,PCB_CR(%r3) /* Load the condition register */ 188 mtcr %r5 189 lwz %r5,PCB_LR(%r3) /* Load the link register */ 190 mtlr %r5 191 lwz %r1,PCB_SP(%r3) /* Load the stack pointer */ 192 /* 193 * Perform a dummy stwcx. to clear any reservations we may have 194 * inherited from the previous thread. It doesn't matter if the 195 * stwcx succeeds or not. pcb_context[0] can be clobbered. 196 */ 197 stwcx. %r1, 0, %r3 198 blr 199 END(cpu_switch) 200 201 /* 202 * savectx(pcb) 203 * Update pcb, saving current processor state 204 */ 205 ENTRY(savectx) 206 stmw %r12,PCB_CONTEXT(%r3) /* Save the non-volatile GP regs */ 207 mfcr %r4 /* Save the condition register */ 208 stw %r4,PCB_CR(%r3) 209 stw %r1,PCB_SP(%r3) /* Save the stack pointer */ 210 mflr %r4 /* Save the link register */ 211 stw %r4,PCB_LR(%r3) 212 blr 213 END(savectx) 214 215 /* 216 * fork_trampoline() 217 * Set up the return from cpu_fork() 218 */ 219 ENTRY(fork_trampoline) 220 lwz %r3,CF_FUNC(%r1) 221 lwz %r4,CF_ARG0(%r1) 222 lwz %r5,CF_ARG1(%r1) 223 bl fork_exit 224 addi %r1,%r1,CF_SIZE-FSP /* Allow 8 bytes in front of 225 trapframe to simulate FRAME_SETUP 226 does when allocating space for 227 a frame pointer/saved LR */ 228 #ifdef __SPE__ 229 li %r3,SPEFSCR_DFLT 230 mtspr SPR_SPEFSCR, %r3 231 #endif 232 b trapexit 233 END(fork_trampoline)
Cache object: 6735a059c0880e012f80d7f63cfdd144
[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]