1 /*-
2 * Copyright 2002 by Peter Grehan. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions
6 * are met:
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
16 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
17 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
18 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
19 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
20 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
21 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
22 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
23 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 * $FreeBSD: releng/10.1/sys/powerpc/psim/iobusvar.h 139825 2005-01-07 02:29:27Z imp $
28 */
29
30 #ifndef _PSIM_IOBUSVAR_H_
31 #define _PSIM_IOBUSVAR_H_
32
33 /*
34 * Accessors for iobus devices
35 */
36
37 enum iobus_ivars {
38 IOBUS_IVAR_NODE,
39 IOBUS_IVAR_NAME,
40 IOBUS_IVAR_NREGS,
41 IOBUS_IVAR_REGS,
42 };
43
44 #define IOBUS_ACCESSOR(var, ivar, type) \
45 __BUS_ACCESSOR(iobus, var, IOBUS, ivar, type)
46
47 IOBUS_ACCESSOR(node, NODE, phandle_t)
48 IOBUS_ACCESSOR(name, NAME, char *)
49 IOBUS_ACCESSOR(nregs, NREGS, u_int)
50 IOBUS_ACCESSOR(regs, REGS, u_int *)
51
52 #undef IOBUS_ACCESSOR
53
54 /*
55 * Per-device structure.
56 */
57 struct iobus_devinfo {
58 phandle_t id_node;
59 char *id_name;
60 int id_interrupt;
61 u_int id_nregs;
62 u_int id_reg[24];
63 struct resource_list id_resources;
64 };
65
66 #endif /* _PSIM_IOBUSVAR_H_ */
Cache object: a7a8a1ece8928e6e789d492786f442fc
|