The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/sparc64/sbus/lsi64854reg.h

Version: -  FREEBSD  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-2  -  FREEBSD-11-1  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-4  -  FREEBSD-10-3  -  FREEBSD-10-2  -  FREEBSD-10-1  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-3  -  FREEBSD-9-2  -  FREEBSD-9-1  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-4  -  FREEBSD-8-3  -  FREEBSD-8-2  -  FREEBSD-8-1  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-4  -  FREEBSD-7-3  -  FREEBSD-7-2  -  FREEBSD-7-1  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-4  -  FREEBSD-6-3  -  FREEBSD-6-2  -  FREEBSD-6-1  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-5  -  FREEBSD-5-4  -  FREEBSD-5-3  -  FREEBSD-5-2  -  FREEBSD-5-1  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  linux-2.6  -  linux-2.4.22  -  MK83  -  MK84  -  PLAN9  -  DFBSD  -  NETBSD  -  NETBSD5  -  NETBSD4  -  NETBSD3  -  NETBSD20  -  OPENBSD  -  xnu-517  -  xnu-792  -  xnu-792.6.70  -  xnu-1228  -  xnu-1456.1.26  -  xnu-1699.24.8  -  xnu-2050.18.24  -  OPENSOLARIS  -  minix-3-1-1 
SearchContext: -  none  -  3  -  10 

    1 /*      $NetBSD: lsi64854reg.h,v 1.5 2001/03/29 02:58:39 petrov Exp $ */
    2 
    3 /*-
    4  * Copyright (c) 1998 The NetBSD Foundation, Inc.
    5  * All rights reserved.
    6  *
    7  * This code is derived from software contributed to The NetBSD Foundation
    8  * by Paul Kranenburg.
    9  *
   10  * Redistribution and use in source and binary forms, with or without
   11  * modification, are permitted provided that the following conditions
   12  * are met:
   13  * 1. Redistributions of source code must retain the above copyright
   14  *    notice, this list of conditions and the following disclaimer.
   15  * 2. Redistributions in binary form must reproduce the above copyright
   16  *    notice, this list of conditions and the following disclaimer in the
   17  *    documentation and/or other materials provided with the distribution.
   18  * 3. All advertising materials mentioning features or use of this software
   19  *    must display the following acknowledgement:
   20  *        This product includes software developed by the NetBSD
   21  *        Foundation, Inc. and its contributors.
   22  * 4. Neither the name of The NetBSD Foundation nor the names of its
   23  *    contributors may be used to endorse or promote products derived
   24  *    from this software without specific prior written permission.
   25  *
   26  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
   27  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
   28  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
   29  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
   30  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   31  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   32  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   33  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   34  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   35  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
   36  * POSSIBILITY OF SUCH DAMAGE.
   37  */
   38 
   39 /*      $FreeBSD: releng/6.1/sys/sparc64/sbus/lsi64854reg.h 145200 2005-04-17 17:41:32Z marius $ */
   40 
   41 /*
   42  * LSI 64854 DMA engine. Contains three independent channels
   43  * designed to interface with (a) a NCR539X SCSI controller,
   44  * (b) a AM7990 Ethernet controller, (c) Parallel port hardware..
   45  */
   46 
   47 /*
   48  * Register offsets to bus handle.
   49  */
   50 #define L64854_REG_CSR          0               /* Control bits */
   51 #define L64854_REG_ADDR         4               /* DMA Address */
   52 #define L64854_REG_CNT          8               /* DMA count */
   53 #define L64854_REG_CNT_MASK     0x00ffffff      /*   only 24 bits */
   54 #define L64854_REG_ENBAR        12              /* ENET Base register */
   55 #define L64854_REG_TEST         12              /* SCSI Test register */
   56 #define L64854_REG_HCR          16              /* PP Hardware Configuration */
   57 #define L64854_REG_OCR          18              /* PP Operation Configuration */
   58 #define L64854_REG_DR           20              /* PP Data register */
   59 #define L64854_REG_TCR          21              /* PP Transfer Control */
   60 #define L64854_REG_OR           22              /* PP Output register */
   61 #define L64854_REG_IR           23              /* PP Input register */
   62 #define L64854_REG_ICR          24              /* PP Interrupt Control */
   63 
   64 
   65 /*
   66  * Control bits common to all three channels.
   67  */
   68 #define L64854_INT_PEND 0x00000001      /* Interrupt pending */
   69 #define L64854_ERR_PEND 0x00000002      /* Error pending */
   70 #define L64854_DRAINING 0x0000000c      /* FIFO draining */
   71 #define L64854_INT_EN   0x00000010      /* Interrupt enable */
   72 #define L64854_INVALIDATE       0x00000020      /* Invalidate FIFO */
   73 #define L64854_SLAVE_ERR        0x00000040      /* Slave access size error */
   74 #define L64854_RESET    0x00000080      /* Reset device */
   75 #define L64854_WRITE    0x00000100      /* 1: xfer to memory */
   76 #define L64854_EN_DMA   0x00000200      /* enable DMA transfers */
   77 
   78 #define L64854_BURST_SIZE       0x000c0000      /* Read/write burst size */
   79 #define  L64854_BURST_0         0x00080000      /*   no bursts (SCSI-only) */
   80 #define  L64854_BURST_16        0x00000000      /*   16-byte bursts */
   81 #define  L64854_BURST_32        0x00040000      /*   32-byte bursts */
   82 #define  L64854_BURST_64        0x000c0000      /*   64-byte bursts (fas) */
   83 
   84 #define L64854_RST_FAS366       0x08000000      /* FAS366 hardware reset */
   85 
   86 #define L64854_DEVID            0xf0000000      /* device ID bits */
   87 
   88 /*
   89  * SCSI DMA control bits.
   90  */
   91 #define D_INT_PEND      L64854_INT_PEND /* interrupt pending */
   92 #define D_ERR_PEND      L64854_ERR_PEND /* error pending */
   93 #define D_DRAINING      L64854_DRAINING /* fifo draining */
   94 #define D_INT_EN        L64854_INT_EN   /* interrupt enable */
   95 #define D_INVALIDATE    L64854_INVALIDATE/* invalidate fifo */
   96 #define D_SLAVE_ERR     L64854_SLAVE_ERR/* slave access size error */
   97 #define D_RESET         L64854_RESET    /* reset scsi */
   98 #define D_WRITE         L64854_WRITE    /* 1 = dev -> mem */
   99 #define D_EN_DMA        L64854_EN_DMA   /* enable DMA requests */
  100 #define D_EN_CNT        0x00002000      /* enable byte counter */
  101 #define D_TC            0x00004000      /* terminal count */
  102 #define D_WIDE_EN       0x00008000      /* enable wide mode SBUS DMA (fas) */
  103 #define D_DSBL_CSR_DRN  0x00010000      /* disable fifo drain on csr */
  104 #define D_DSBL_SCSI_DRN 0x00020000      /* disable fifo drain on reg */
  105 
  106 #define D_DIAG          0x00100000      /* disable fifo drain on addr */
  107 #define D_TWO_CYCLE     0x00200000      /* 2 clocks per transfer */
  108 #define D_FASTER        0x00400000      /* 3 clocks per transfer */
  109 #define D_TCI_DIS       0x00800000      /* disable intr on D_TC */
  110 #define D_EN_NEXT       0x01000000      /* enable auto next address */
  111 #define D_DMA_ON        0x02000000      /* enable dma from scsi XXX */
  112 #define D_DSBL_PARITY_CHK \
  113                         0x02000000      /* disable checking for parity on bus (default 1:fas) */
  114 #define D_A_LOADED      0x04000000      /* address loaded */
  115 #define D_NA_LOADED     0x08000000      /* next address loaded */
  116 #define D_HW_RESET_FAS366 \
  117                         0x08000000      /* hardware reset FAS366 (fas) */
  118 #define D_DEV_ID        L64854_DEVID    /* device ID */
  119 #define  DMAREV_0       0x00000000      /* Sunray DMA */
  120 #define  DMAREV_ESC     0x40000000      /*  DMA ESC array */
  121 #define  DMAREV_1       0x80000000      /* 'DMA' */
  122 #define  DMAREV_PLUS    0x90000000      /* 'DMA+' */
  123 #define  DMAREV_2       0xa0000000      /* 'DMA2' */
  124 #define  DMAREV_HME     0xb0000000      /* 'HME'  */
  125 
  126 /*
  127  * revisions 0,1 and ESC have different bits.
  128  */
  129 #define D_ESC_DRAIN     0x00000040      /* rev0,1,esc: drain fifo */
  130 #define D_ESC_R_PEND    0x00000400      /* rev0,1: request pending */
  131 #define D_ESC_BURST     0x00000800      /* DMA ESC: 16 byte bursts */
  132 #define D_ESC_AUTODRAIN 0x00040000      /* DMA ESC: Auto-drain */
  133 
  134 #define DDMACSR_BITS    "\177\020"                              \
  135         "b\00INT\0b\01ERR\0f\02\02DRAINING\0b\04IEN\0"          \
  136         "b\06SLVERR\0b\07RST\0b\10WRITE\0b\11ENDMA\0"           \
  137         "b\15ENCNT\0b\16TC\0\b\20DSBL_CSR_DRN\0"                \
  138         "b\21DSBL_SCSI_DRN\0f\22\2BURST\0b\25TWOCYCLE\0"        \
  139         "b\26FASTER\0b\27TCIDIS\0b\30ENNXT\0b\031DMAON\0"       \
  140         "b\32ALOADED\0b\33NALOADED\0"
  141 
  142 
  143 /*
  144  * ENET DMA control bits.
  145  */
  146 #define E_INT_PEND      L64854_INT_PEND /* interrupt pending */
  147 #define E_ERR_PEND      L64854_ERR_PEND /* error pending */
  148 #define E_DRAINING      L64854_DRAINING /* fifo draining */
  149 #define E_INT_EN        L64854_INT_EN   /* interrupt enable */
  150 #define E_INVALIDATE    L64854_INVALIDATE/* invalidate fifo */
  151 #define E_SLAVE_ERR     L64854_SLAVE_ERR/* slave access size error */
  152 #define E_RESET         L64854_RESET    /* reset ENET */
  153 #define E_reserved1     0x00000300      /* */
  154 #define E_DRAIN         0x00000400      /* force Ecache drain */
  155 #define E_DSBL_WR_DRN   0x00000800      /* disable Ecache drain on .. */
  156 #define E_DSBL_RD_DRN   0x00001000      /* disable Ecache drain on .. */
  157 #define E_reserved2     0x00006000      /* */
  158 #define E_ILACC         0x00008000      /* ... */
  159 #define E_DSBL_BUF_WR   0x00010000      /* no buffering of slave writes */
  160 #define E_DSBL_WR_INVAL 0x00020000      /* no Ecache invalidate on slave writes */
  161 
  162 #define E_reserved3     0x00100000      /* */
  163 #define E_LOOP_TEST     0x00200000      /* loopback mode */
  164 #define E_TP_AUI        0x00400000      /* 1 for TP, 0 for AUI */
  165 #define E_reserved4     0x0c800000      /* */
  166 #define E_DEV_ID        L64854_DEVID    /* ID bits */
  167 
  168 #define EDMACSR_BITS    "\177\020"                              \
  169         "b\00INT\0b\01ERR\0f\02\02DRAINING\0b\04IEN\0"          \
  170         "b\06SLVERR\0b\07RST\0b\10WRITE\0b\12DRAIN\0"           \
  171         "b\13DSBL_WR_DRN\0b\14DSBL_RD_DRN\0b\17ILACC\0"         \
  172         "b\20DSBL_BUF_WR\0b\21DSBL_WR_INVAL\0"                  \
  173         "b\25LOOPTEST\0b\26TP\0"
  174 
  175 /*
  176  * PP DMA control bits.
  177  */
  178 #define P_INT_PEND      L64854_INT_PEND /* interrupt pending */
  179 #define P_ERR_PEND      L64854_ERR_PEND /* error pending */
  180 #define P_DRAINING      L64854_DRAINING /* fifo draining */
  181 #define P_INT_EN        L64854_INT_EN   /* interrupt enable */
  182 #define P_INVALIDATE    L64854_INVALIDATE/* invalidate fifo */
  183 #define P_SLAVE_ERR     L64854_SLAVE_ERR/* slave access size error */
  184 #define P_RESET         L64854_RESET    /* reset PP */
  185 #define P_WRITE         L64854_WRITE    /* 1: xfer to memory */
  186 #define P_EN_DMA        L64854_EN_DMA   /* enable DMA transfers */
  187 #define P_reserved1     0x00001c00      /* */
  188 #define P_EN_CNT        0x00002000      /* enable counter */
  189 #define P_TC            0x00004000      /* terminal count */
  190 #define P_reserved2     0x00038000      /* */
  191 
  192 #define P_DIAG          0x00100000      /* ... */
  193 #define P_reserved3     0x00600000      /* */
  194 #define P_TCI_DIS       0x00800000      /* no interrupt on terminal count */
  195 #define P_EN_NEXT       0x01000000      /* enable DMA chaining */
  196 #define P_DMA_ON        0x02000000      /* DMA xfers enabled */
  197 #define P_A_LOADED      0x04000000      /* addr and byte count valid */
  198 #define P_NA_LOADED     0x08000000      /* next addr & count valid but not used */
  199 #define P_DEV_ID        L64854_DEVID    /* ID bits */
  200 
  201 #define PDMACSR_BITS    "\177\020"                              \
  202         "b\00INT\0b\01ERR\0f\02\02DRAINING\0b\04IEN\0"          \
  203         "b\06SLVERR\0b\07RST\0b\10WRITE\0b\11ENDMA\0"           \
  204         "b\15ENCNT\0b\16TC\0\b\24DIAG\0b\27TCIDIS\0"            \
  205         "b\30ENNXT\0b\031DMAON\0b\32ALOADED\0b\33NALOADED\0"

Cache object: c0eebd895390a5094c980bd331f62018


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.