1 /*-
2 * Copyright (c) 2001 Jake Burkholder.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 *
14 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
24 * SUCH DAMAGE.
25 *
26 * $FreeBSD: releng/5.2/sys/sparc64/sparc64/tlb.c 119291 2003-08-22 07:39:05Z imp $
27 */
28
29 #include "opt_pmap.h"
30
31 #include <sys/param.h>
32 #include <sys/systm.h>
33 #include <sys/ktr.h>
34 #include <sys/linker_set.h>
35 #include <sys/pcpu.h>
36 #include <sys/lock.h>
37 #include <sys/mutex.h>
38 #include <sys/smp.h>
39 #include <sys/sysctl.h>
40
41 #include <vm/vm.h>
42 #include <vm/pmap.h>
43
44 #include <machine/pmap.h>
45 #include <machine/smp.h>
46 #include <machine/tlb.h>
47
48 PMAP_STATS_VAR(tlb_ncontext_demap);
49 PMAP_STATS_VAR(tlb_npage_demap);
50 PMAP_STATS_VAR(tlb_nrange_demap);
51
52 tlb_flush_user_t *tlb_flush_user;
53
54 /*
55 * Some tlb operations must be atomic, so no interrupt or trap can be allowed
56 * while they are in progress. Traps should not happen, but interrupts need to
57 * be explicitely disabled. critical_enter() cannot be used here, since it only
58 * disables soft interrupts.
59 */
60
61 void
62 tlb_context_demap(struct pmap *pm)
63 {
64 void *cookie;
65 u_long s;
66
67 /*
68 * It is important that we are not interrupted or preempted while
69 * doing the IPIs. The interrupted CPU may hold locks, and since
70 * it will wait for the CPU that sent the IPI, this can lead
71 * to a deadlock when an interrupt comes in on that CPU and it's
72 * handler tries to grab one of that locks. This will only happen for
73 * spin locks, but these IPI types are delivered even if normal
74 * interrupts are disabled, so the lock critical section will not
75 * protect the target processor from entering the IPI handler with
76 * the lock held.
77 */
78 PMAP_STATS_INC(tlb_ncontext_demap);
79 cookie = ipi_tlb_context_demap(pm);
80 if (pm->pm_active & PCPU_GET(cpumask)) {
81 KASSERT(pm->pm_context[PCPU_GET(cpuid)] != -1,
82 ("tlb_context_demap: inactive pmap?"));
83 s = intr_disable();
84 stxa(TLB_DEMAP_PRIMARY | TLB_DEMAP_CONTEXT, ASI_DMMU_DEMAP, 0);
85 stxa(TLB_DEMAP_PRIMARY | TLB_DEMAP_CONTEXT, ASI_IMMU_DEMAP, 0);
86 membar(Sync);
87 intr_restore(s);
88 }
89 ipi_wait(cookie);
90 }
91
92 void
93 tlb_page_demap(struct pmap *pm, vm_offset_t va)
94 {
95 u_long flags;
96 void *cookie;
97 u_long s;
98
99 PMAP_STATS_INC(tlb_npage_demap);
100 cookie = ipi_tlb_page_demap(pm, va);
101 if (pm->pm_active & PCPU_GET(cpumask)) {
102 KASSERT(pm->pm_context[PCPU_GET(cpuid)] != -1,
103 ("tlb_page_demap: inactive pmap?"));
104 if (pm == kernel_pmap)
105 flags = TLB_DEMAP_NUCLEUS | TLB_DEMAP_PAGE;
106 else
107 flags = TLB_DEMAP_PRIMARY | TLB_DEMAP_PAGE;
108
109 s = intr_disable();
110 stxa(TLB_DEMAP_VA(va) | flags, ASI_DMMU_DEMAP, 0);
111 stxa(TLB_DEMAP_VA(va) | flags, ASI_IMMU_DEMAP, 0);
112 membar(Sync);
113 intr_restore(s);
114 }
115 ipi_wait(cookie);
116 }
117
118 void
119 tlb_range_demap(struct pmap *pm, vm_offset_t start, vm_offset_t end)
120 {
121 vm_offset_t va;
122 void *cookie;
123 u_long flags;
124 u_long s;
125
126 PMAP_STATS_INC(tlb_nrange_demap);
127 cookie = ipi_tlb_range_demap(pm, start, end);
128 if (pm->pm_active & PCPU_GET(cpumask)) {
129 KASSERT(pm->pm_context[PCPU_GET(cpuid)] != -1,
130 ("tlb_range_demap: inactive pmap?"));
131 if (pm == kernel_pmap)
132 flags = TLB_DEMAP_NUCLEUS | TLB_DEMAP_PAGE;
133 else
134 flags = TLB_DEMAP_PRIMARY | TLB_DEMAP_PAGE;
135
136 s = intr_disable();
137 for (va = start; va < end; va += PAGE_SIZE) {
138 stxa(TLB_DEMAP_VA(va) | flags, ASI_DMMU_DEMAP, 0);
139 stxa(TLB_DEMAP_VA(va) | flags, ASI_IMMU_DEMAP, 0);
140 membar(Sync);
141 }
142 intr_restore(s);
143 }
144 ipi_wait(cookie);
145 }
Cache object: 6ab1120d5564060e481ef86476088162
|