1 /*-
2 * Copyright (c) 1993 Christopher G. Demetriou
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 *
27 * $FreeBSD$
28 */
29
30 #ifndef _X86_CPUTYPES_H_
31 #define _X86_CPUTYPES_H_
32
33 /*
34 * Vendors of processor.
35 */
36 #define CPU_VENDOR_NSC 0x100b /* NSC */
37 #define CPU_VENDOR_IBM 0x1014 /* IBM */
38 #define CPU_VENDOR_AMD 0x1022 /* AMD */
39 #define CPU_VENDOR_SIS 0x1039 /* SiS */
40 #define CPU_VENDOR_UMC 0x1060 /* UMC */
41 #define CPU_VENDOR_NEXGEN 0x1074 /* Nexgen */
42 #define CPU_VENDOR_CYRIX 0x1078 /* Cyrix */
43 #define CPU_VENDOR_IDT 0x111d /* Centaur/IDT/VIA */
44 #define CPU_VENDOR_TRANSMETA 0x1279 /* Transmeta */
45 #define CPU_VENDOR_INTEL 0x8086 /* Intel */
46 #define CPU_VENDOR_RISE 0xdead2bad /* Rise */
47 #define CPU_VENDOR_CENTAUR CPU_VENDOR_IDT
48 #define CPU_VENDOR_HYGON 0x1d94 /* Hygon */
49
50 #endif /* !_X86_CPUTYPES_H_ */
Cache object: 1d49d8d716ae7c70c8782d2ae26a7085
|