1 /*-
2 * Copyright (c) 1995 Bruce D. Evans.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 *
29 * $FreeBSD: releng/12.0/sys/x86/include/x86_var.h 335632 2018-06-25 11:01:12Z kib $
30 */
31
32 #ifndef _X86_X86_VAR_H_
33 #define _X86_X86_VAR_H_
34
35 /*
36 * Miscellaneous machine-dependent declarations.
37 */
38
39 extern long Maxmem;
40 extern u_int basemem;
41 extern int busdma_swi_pending;
42 extern u_int cpu_exthigh;
43 extern u_int cpu_feature;
44 extern u_int cpu_feature2;
45 extern u_int amd_feature;
46 extern u_int amd_feature2;
47 extern u_int amd_rascap;
48 extern u_int amd_pminfo;
49 extern u_int amd_extended_feature_extensions;
50 extern u_int via_feature_rng;
51 extern u_int via_feature_xcrypt;
52 extern u_int cpu_clflush_line_size;
53 extern u_int cpu_stdext_feature;
54 extern u_int cpu_stdext_feature2;
55 extern u_int cpu_stdext_feature3;
56 extern uint64_t cpu_ia32_arch_caps;
57 extern u_int cpu_fxsr;
58 extern u_int cpu_high;
59 extern u_int cpu_id;
60 extern u_int cpu_max_ext_state_size;
61 extern u_int cpu_mxcsr_mask;
62 extern u_int cpu_procinfo;
63 extern u_int cpu_procinfo2;
64 extern char cpu_vendor[];
65 extern u_int cpu_vendor_id;
66 extern u_int cpu_mon_mwait_flags;
67 extern u_int cpu_mon_min_size;
68 extern u_int cpu_mon_max_size;
69 extern u_int cpu_maxphyaddr;
70 extern char ctx_switch_xsave[];
71 extern u_int hv_high;
72 extern char hv_vendor[];
73 extern char kstack[];
74 extern char sigcode[];
75 extern int szsigcode;
76 extern int vm_page_dump_size;
77 extern int workaround_erratum383;
78 extern int _udatasel;
79 extern int _ucodesel;
80 extern int _ucode32sel;
81 extern int _ufssel;
82 extern int _ugssel;
83 extern int use_xsave;
84 extern uint64_t xsave_mask;
85 extern u_int max_apic_id;
86 extern int pti;
87 extern int hw_ibrs_active;
88 extern int hw_ssb_active;
89
90 struct pcb;
91 struct thread;
92 struct reg;
93 struct fpreg;
94 struct dbreg;
95 struct dumperinfo;
96 struct trapframe;
97
98 /*
99 * The interface type of the interrupt handler entry point cannot be
100 * expressed in C. Use simplest non-variadic function type as an
101 * approximation.
102 */
103 typedef void alias_for_inthand_t(void);
104
105 /*
106 * Returns the maximum physical address that can be used with the
107 * current system.
108 */
109 static __inline vm_paddr_t
110 cpu_getmaxphyaddr(void)
111 {
112 #if defined(__i386__) && !defined(PAE)
113 return (0xffffffff);
114 #else
115 return ((1ULL << cpu_maxphyaddr) - 1);
116 #endif
117 }
118
119 bool acpi_get_fadt_bootflags(uint16_t *flagsp);
120 void *alloc_fpusave(int flags);
121 void busdma_swi(void);
122 bool cpu_mwait_usable(void);
123 void cpu_probe_amdc1e(void);
124 void cpu_setregs(void);
125 bool disable_wp(void);
126 void restore_wp(bool old_wp);
127 void dump_add_page(vm_paddr_t);
128 void dump_drop_page(vm_paddr_t);
129 void finishidentcpu(void);
130 void identify_cpu1(void);
131 void identify_cpu2(void);
132 void identify_hypervisor(void);
133 void initializecpu(void);
134 void initializecpucache(void);
135 bool fix_cpuid(void);
136 void fillw(int /*u_short*/ pat, void *base, size_t cnt);
137 int is_physical_memory(vm_paddr_t addr);
138 int isa_nmi(int cd);
139 void handle_ibrs_entry(void);
140 void handle_ibrs_exit(void);
141 void hw_ibrs_recalculate(void);
142 void hw_ssb_recalculate(bool all_cpus);
143 void nmi_call_kdb(u_int cpu, u_int type, struct trapframe *frame);
144 void nmi_call_kdb_smp(u_int type, struct trapframe *frame);
145 void nmi_handle_intr(u_int type, struct trapframe *frame);
146 void pagecopy(void *from, void *to);
147 void printcpuinfo(void);
148 int pti_get_default(void);
149 int user_dbreg_trap(register_t dr6);
150 int minidumpsys(struct dumperinfo *);
151 struct pcb *get_pcb_td(struct thread *td);
152
153 #endif
Cache object: 9ab152bcef40591b8beb02e55cf0893c
|